Sequencing decoder circuit
    2.
    发明授权
    Sequencing decoder circuit 有权
    排序解码电路

    公开(公告)号:US08325556B2

    公开(公告)日:2012-12-04

    申请号:US12575055

    申请日:2009-10-07

    申请人: Daniel R. Shepard

    发明人: Daniel R. Shepard

    IPC分类号: G11C8/00

    CPC分类号: G11C8/10

    摘要: A memory-array decoder operably coupled to a memory array comprising a sequence of rows and receiving as input a plurality of address bits includes first and second decoder stages. The first decoder stage selects one or more first rows by decoding a first subset of the address bits, and the second decoder stage selects one or more second rows based on locations, within the sequence, of one or more third rows different from the one or more second rows.

    摘要翻译: 可操作地耦合到存储器阵列的存储器阵列解码器,该存储器阵列包括一系列行并作为输入接收多个地址位,包括第一和第二解码器级。 第一解码器级通过解码地址位的第一子集来选择一个或多个第一行,并且第二解码器级基于序列内的与一个或多个第三行不同的一个或多个第三行中的位置来选择一个或多个第二行, 更多第二排。

    Dual-addressed rectifier storage device
    6.
    发明授权
    Dual-addressed rectifier storage device 失效
    双路整流存储设备

    公开(公告)号:US5889694A

    公开(公告)日:1999-03-30

    申请号:US863156

    申请日:1997-05-27

    申请人: Daniel R. Shepard

    发明人: Daniel R. Shepard

    摘要: A read-only data storage and retrieval device is presented having no moving parts and requiring very low power. Addressing can be accomplished sequentially where the address increments automatically or can be accomplished randomly. High density storage is achieved through the use of a highly symmetric diode matrix that is addressed in both coordinate directions; its symmetry makes the Dual-addressed Rectifier Storage (DRS) Array very scaleable, particularly when made as an integrated circuit. For even greater storage flexibility, multiple digital rectifier storage arrays can be incorporated into the device, one or more of which can be made removable and interchangeable.

    摘要翻译: 提供了只读数据存储和检索装置,其没有移动部件并且需要非常低的功率。 可以顺序完成寻址,其中地址自动增加或可以随机完成。 通过使用在两个坐标方向上寻址的高度对称的二极管矩阵来实现高密度存储; 其对称性使得双寻址整流器存储(DRS)阵列非常可扩展,特别是当作为集成电路时。 为了获得更大的存储灵活性,可将多个数字整流器存储阵列并入设备中,其中一个或多个可以被制造为可移除和可互换的。

    BIPOLAR-MOS MEMORY CIRCUIT
    7.
    发明申请
    BIPOLAR-MOS MEMORY CIRCUIT 有权
    双极MOS存储器电路

    公开(公告)号:US20150171864A1

    公开(公告)日:2015-06-18

    申请号:US14628925

    申请日:2015-02-23

    申请人: Daniel R. Shepard

    发明人: Daniel R. Shepard

    摘要: The present invention relates to electronic memory circuits, and more particularly, to low power electronic memory circuits having low manufacturing costs. The present invention is a circuit design that utilizes two transistor types—bipolar and MOS (but, not both NMOS and PMOS) one of which can be manufactured together with the memory cell's non-linear conductive elements (such as a diode) thereby reducing the number of processing steps and masks and resulting in lower cost.

    摘要翻译: 电子存储器电路技术领域本发明涉及电子存储器电路,更具体地涉及低成本的低功率电子存储器电路。 本发明是利用双极和MOS(但不是NMOS和PMOS两者)的两种晶体管类型的电路设计,其中一个可以与存储单元的非线性导电元件(例如二极管)一起制造,从而减少 加工步骤和掩模的数量,并导致较低的成本。

    Low-complexity electronic circuits and methods of forming the same
    8.
    发明授权
    Low-complexity electronic circuits and methods of forming the same 有权
    低复杂度电子电路及其形成方法

    公开(公告)号:US08351238B2

    公开(公告)日:2013-01-08

    申请号:US12417245

    申请日:2009-04-02

    申请人: Daniel R. Shepard

    发明人: Daniel R. Shepard

    IPC分类号: G11C11/00

    CPC分类号: G11C11/412

    摘要: An electronic circuit such as a latch or a sequencer includes a plurality of transistors, all of the transistors being either NMOS transistors or PMOS transistors, and dissipates less than or approximately the same amount of power as an equivalent CMOS circuit.

    摘要翻译: 诸如锁存器或定序器的电子电路包括多个晶体管,所有晶体管都是NMOS晶体管或PMOS晶体管,并且耗散小于或大致相等量的功率作为等效CMOS电路。