利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

27 条记录 (耗时 0.025 秒)

    THIN FILM TRANSISTOR DISPLAY PANEL AND MANUFACTURING METHOD THEREOF
    1.
    发明申请
    THIN FILM TRANSISTOR DISPLAY PANEL AND MANUFACTURING METHOD THEREOF 有权
    薄膜晶体管显示面板及其制造方法

    公开(公告)号：US20120223300A1

    公开(公告)日：2012-09-06

    申请号：US13172200

    申请日：2011-06-29

    申请人： Su-Hyoung KANG ,  Yoon Ho KHANG ,  Dong Jo KIM ,  Hyun Jae NA

    发明人： Su-Hyoung KANG ,  Yoon Ho KHANG ,  Dong Jo KIM ,  Hyun Jae NA

    IPC分类号： H01L29/786 ,  H01L21/336

    CPC分类号： H01L27/1248 ,  H01L23/291 ,  H01L23/3171 ,  H01L29/41733 ,  H01L29/45 ,  H01L29/78606 ,  H01L29/7869 ,  H01L2924/0002 ,  H01L2924/00

    摘要： A thin film transistor array panel and a manufacturing method capable of forming an insulating layer made of different materials for a portion contacting an oxide semiconductor and a second portion without an additional process. The thin film transistor array panel includes: a gate electrode; a source electrode and a drain electrode spaced apart from each other, each of the source and drain electrodes comprising a lower layer and an upper layer; an insulating layer disposed between the gate electrode and the source and drain electrodes; a semiconductor, the source electrode and the drain electrode being electrically connected to the semiconductor; a first passivation layer contacting the lower layer of the source and drain electrodes but not contacting the upper layer of the source and drain electrodes; and a second passivation layer disposed on the upper layer of the source and drain electrodes. The first passivation layer may be made of silicon oxide, and the second passivation may be made of silicon nitride.

    摘要翻译： 一种薄膜晶体管阵列面板和能够形成由不同材料制成的绝缘层的制造方法，用于与氧化物半导体和第二部分接触的部分，而不需要额外的工艺。 薄膜晶体管阵列面板包括：栅电极; 源电极和漏电极彼此间隔开，源极和漏极中的每一个包括下层和上层; 绝缘层，设置在所述栅极电极和所述源极和漏极之间; 半导体，源电极和漏极电连接到半导体; 第一钝化层接触源极和漏极的下层，但不接触源极和漏极的上层; 以及设置在源电极和漏电极的上层上的第二钝化层。 第一钝化层可以由氧化硅制成，并且第二钝化可以由氮化硅制成。

    Apparatus and method for generating three-dimensional map using structured light
    3.
    发明申请
    Apparatus and method for generating three-dimensional map using structured light 有权
    使用结构光产生三维地图的装置和方法

    公开(公告)号：US20090125175A1

    公开(公告)日：2009-05-14

    申请号：US12153440

    申请日：2008-05-19

    申请人： Dong-ryeol Park ,  Dong-jo Kim ,  Seok-won Bang ,  Hyoung-ki Lee

    发明人： Dong-ryeol Park ,  Dong-jo Kim ,  Seok-won Bang ,  Hyoung-ki Lee

    IPC分类号： G01C22/00

    CPC分类号： G05D1/0274 ,  G05D1/024 ,  G05D1/027 ,  G05D1/0272

    摘要： A three-dimensional map-generating apparatus and method using structured light. The apparatus for generating a three-dimensional map using structured light includes an odometer detecting the pose of a mobile robot, and a distance-measuring sensor including a light source module that emits light upward and a camera module that captures an image formed by light reflected from an obstacle, and measuring a distance to the obstacle using the captured image. The apparatus measures a distance to the obstacle using the distance-measuring sensor while changing the relative pose of the mobile robot, thereby generating a three-dimensional map.

    摘要翻译： 一种使用结构光的三维地图生成装置和方法。 用于使用结构光产生三维地图的装置包括检测移动机器人的姿态的里程表和包括向上发光的光源模块的距离测量传感器和捕获由光反射形成的图像的相机模块 并且使用所捕获的图像来测量与障碍物的距离。 该装置在改变移动机器人的相对姿态的同时使用距离测量传感器来测量与障碍物的距离，从而生成三维地图。

    TAXIMETER AND METHOD FOR CALCULATING CAP FARE USING NAVIGATION SYSTEM
    4.
    发明申请
    TAXIMETER AND METHOD FOR CALCULATING CAP FARE USING NAVIGATION SYSTEM 审中-公开
    使用导航系统计算卡牌的税收和方法

    公开(公告)号：US20060200430A1

    公开(公告)日：2006-09-07

    申请号：US11164681

    申请日：2005-12-01

    申请人： DONG JO KIM

    发明人： DONG JO KIM

    IPC分类号： G07B13/04

    CPC分类号： G07B13/04 ,  G06Q30/0284

    摘要： A taximeter and method for calculating a cap fare using a navigation system is provided. The taximeter includes a GPS (global positioning system) module having a speed sensor to measure a speed, and receiving position information and absolute time information, calculating a self position, and outputting the calculated position, the time information, and the speed; a map database for storing map data; an input unit for generating a fare calculation start command, a fare calculation end command, and character data; a controller for mapping the calculated position to the map data, counting a time based on the time information, and accumulating a cap fare based on the counted time and the speed until receipt of the fare calculation end command; and a display unit for displaying the accumulated cap fare.

    摘要翻译： 提供了一种使用导航系统计算盖帽费用的计程器和方法。 该计程表包括具有用于测量速度的速度传感器和接收位置信息和绝对时间信息，计算自身位置并输出计算出的位置，时间信息和速度的GPS（全球定位系统）模块。 用于存储地图数据的地图数据库; 用于产生票价计算开始命令，票价计算结束命令和字符数据的输入单元; 用于将计算出的位置映射到地图数据的控制器，基于时间信息计数时间，并且基于计数的时间和速度累积上限票价直到接收到票价计算结束命令; 以及显示单元，用于显示累积的上限票价。

    Monoclonal antibodies to mesenchymal stem cells
    5.
    发明授权
    Monoclonal antibodies to mesenchymal stem cells 有权
    间充质干细胞的单克隆抗体

    公开(公告)号：US07476540B2

    公开(公告)日：2009-01-13

    申请号：US11329523

    申请日：2006-01-10

    申请人： Yeong-Wook Song ,  Hyun-Jung Yoo ,  Sung-Soo Yoon ,  Seonyang Park ,  Weon-Seo Park ,  Dong-Jo Kim ,  Eun-Bong Lee

    发明人： Yeong-Wook Song ,  Hyun-Jung Yoo ,  Sung-Soo Yoon ,  Seonyang Park ,  Weon-Seo Park ,  Dong-Jo Kim ,  Eun-Bong Lee

    IPC分类号： C12N5/00 ,  C07K16/00

    CPC分类号： G01N33/56966 ,  C07K16/28

    摘要： The present invention relates to monoclonal antibodies specifically binding to a membrane antigen of human mesenchymal stem cells, hybridoma cell lines producing the same, and methods for identifying or isolating human mesenchymal stem cells using the same. The monoclonal antibodies of this invention exhibit excellent specificity to human mesenchymal stem cells, inter alia, bone marrow-derived human mesenchymal stem cells, so that it allows for the identification and isolation of human mesenchymal stem cells with much higher specificity.

    摘要翻译： 本发明涉及特异性结合人间充质干细胞的膜抗原的单克隆抗体，产生其的杂交瘤细胞系以及使用其的鉴定或分离人间充质干细胞的方法。 本发明的单克隆抗体对人类间充质干细胞，特别是对骨髓来源的人间充质干细胞表现出极好的特异性，从而允许以更高的特异性鉴定和分离人间充质干细胞。

    Vestigial side band synchronization signal detection circuit
    6.
    发明授权
    Vestigial side band synchronization signal detection circuit 有权
    残留边带同步信号检测电路

    公开(公告)号：US07433438B2

    公开(公告)日：2008-10-07

    申请号：US10767734

    申请日：2004-01-30

    申请人： Won-Kyu Paik ,  Dong-Jo Kim

    发明人： Won-Kyu Paik ,  Dong-Jo Kim

    IPC分类号： H04L7/00

    CPC分类号： H04N5/08

    摘要： A vestigial side band (VSB) synchronization (sync) signal detection circuit and method of generating a VSB sync signal is described. The circuit may include means for generating a first control signal related to sync signal generation, based on receipt of a selected one of an input first data signal and input second data signal, and means for generating a position signal containing information regarding positions of a next field sync and segment sync signals. The circuit may also include a correlator for generating a sign signal to determine a sign of the field sync signal, and a generator for generating a plurality of distinct types of sync signals based on the control signal, position signal and sign signal.

    摘要翻译： 描述了残留边带（VSB）同步（sync）信号检测电路和产生VSB同步信号的方法。 电路可以包括用于基于接收到输入的第一数据信号和输入的第二数据信号中所选择的一个产生与同步信号产生相关的第一控制信号的装置，以及用于生成包含关于下一个的位置的信息的位置信号的装置 场同步和段同步信号。 电路还可以包括用于产生符号信号以确定场同步信号的符号的相关器，以及用于基于控制信号，位置信号和符号信号产生多个不同类型的同步信号的发生器。

    Thin film transistor display panel and manufacturing method thereof
    10.
    发明授权
    Thin film transistor display panel and manufacturing method thereof 有权
    薄膜晶体管显示面板及其制造方法

    公开(公告)号：US08884291B2

    公开(公告)日：2014-11-11

    申请号：US13172200

    申请日：2011-06-29

    申请人： Su-Hyoung Kang ,  Yoon Ho Khang ,  Dong Jo Kim ,  Hyun Jae Na

    发明人： Su-Hyoung Kang ,  Yoon Ho Khang ,  Dong Jo Kim ,  Hyun Jae Na

    IPC分类号： H01L29/04 ,  H01L29/786 ,  H01L29/417 ,  H01L29/45

    CPC分类号： H01L27/1248 ,  H01L23/291 ,  H01L23/3171 ,  H01L29/41733 ,  H01L29/45 ,  H01L29/78606 ,  H01L29/7869 ,  H01L2924/0002 ,  H01L2924/00

    摘要： A thin film transistor array panel and a manufacturing method capable of forming an insulating layer made of different materials for a portion contacting an oxide semiconductor and a second portion without an additional process. The thin film transistor array panel includes: a gate electrode; a source electrode and a drain electrode spaced apart from each other, each of the source and drain electrodes comprising a lower layer and an upper layer; an insulating layer disposed between the gate electrode and the source and drain electrodes; a semiconductor, the source electrode and the drain electrode being electrically connected to the semiconductor; a first passivation layer contacting the lower layer of the source and drain electrodes but not contacting the upper layer of the source and drain electrodes; and a second passivation layer disposed on the upper layer of the source and drain electrodes. The first passivation layer may be made of silicon oxide, and the second passivation may be made of silicon nitride.

    摘要翻译： 一种薄膜晶体管阵列面板和能够形成由不同材料制成的绝缘层的制造方法，用于与氧化物半导体和第二部分接触的部分，而不需要额外的工艺。 薄膜晶体管阵列面板包括：栅电极; 源电极和漏电极彼此间隔开，源极和漏极中的每一个包括下层和上层; 绝缘层，设置在所述栅极电极和所述源极和漏极之间; 半导体，源电极和漏极电连接到半导体; 第一钝化层接触源极和漏极的下层，但不接触源极和漏极的上层; 以及设置在源电极和漏电极的上层上的第二钝化层。 第一钝化层可以由氧化硅制成，并且第二钝化可以由氮化硅制成。