-
公开(公告)号:US20150341277A1
公开(公告)日:2015-11-26
申请号:US14284034
申请日:2014-05-21
IPC分类号: H04L12/825 , H04L1/00 , H04L7/033 , H04L12/931
CPC分类号: H04L47/25 , H04J3/0697 , H04L1/00 , H04L1/0002 , H04L1/0041 , H04L1/0045 , H04L7/033 , H04L7/0331 , H04L12/413 , H04L25/14 , H04L25/49 , H04L49/352
摘要: Technologies for high-speed data transmission including a network port logic having a communication lane coupled to a physical medium dependent/physical medium attachment (PMD/PMA) sublayer, a physical coding sublayer (PCS), and a media access control (MAC) sublayer. The communication lane receives serial binary data at a line speed such as 25 gigabits per second. The PMD/PMA converts the serial binary data into parallel data, and the PCS decodes that parallel data using a line code also used for a slower line speed such as 10 gigabits per second. The network port logic may include four independent communication lanes, with each communication lane coupled to a dedicated PMD/PMA, PCS, and MAC. The network port logic may also include a multi-lane PCS and multi-lane MAC to receive and transmit data striped over the four communication lanes. Other embodiments are described and claimed.
摘要翻译: 用于高速数据传输的技术,包括具有耦合到物理介质依赖/物理介质连接(PMD / PMA)子层的通信通道的网络端口逻辑,物理编码子层(PCS)和媒体访问控制(MAC)子层 。 通信通道以25吉比特每秒的线速度接收串行二进制数据。 PMD / PMA将串行二进制数据转换成并行数据,并且PCS使用也用于较慢线速度(例如10吉比特每秒)的线路码解码该并行数据。 网络端口逻辑可以包括四个独立的通信通道,每个通信通道耦合到专用PMD / PMA,PCS和MAC。 网络端口逻辑还可以包括多通道PCS和多通道MAC,用于接收和发送在四个通信通道上划分的数据。 描述和要求保护其他实施例。
-
公开(公告)号:US20100189168A1
公开(公告)日:2010-07-29
申请号:US12752370
申请日:2010-04-01
申请人: Bradley J. Booth , Luke Chang , Ilango S. Ganga
发明人: Bradley J. Booth , Luke Chang , Ilango S. Ganga
IPC分类号: H04B1/38
CPC分类号: H04L12/4625 , H04L12/40136
摘要: Disclosed are a system, method and device for negotiating a data transmission mode over an attachment unit interface (DDI). A data transceiver circuit may be coupled to one or more data lanes of the DDI. A negotiation section may receive a link pulse signal on at least one data lane in the DDI during a negotiation period and selectively configure the data transceiver to transmit and receive data on one or more data lanes according to a data transmission mode based upon the received link pulse signal.
摘要翻译: 公开了一种用于通过附件单元接口(DDI)协商数据传输模式的系统,方法和设备。 数据收发器电路可以耦合到DDI的一个或多个数据通道。 协商部分可以在协商期间在DDI中的至少一个数据通道上接收链路脉冲信号,并且基于所接收的链路,根据数据传输模式选择性地配置数据收发器在一个或多个数据通道上发送和接收数据 脉冲信号。
-
公开(公告)号:US07720135B2
公开(公告)日:2010-05-18
申请号:US10801504
申请日:2004-03-15
申请人: Bradley J. Booth , Luke Chang , Ilango S. Ganga
发明人: Bradley J. Booth , Luke Chang , Ilango S. Ganga
IPC分类号: H04B1/38
CPC分类号: H04L12/4625 , H04L12/40136
摘要: Disclosed are a system, method and device for negotiating a data transmission mode over an attachment unit interface (DDI). A data transceiver circuit may be coupled to one or more data lanes of the DDI. A negotiation section may receive a link pulse signal on at least one data lane in the DDI during a negotiation period and selectively configure the data transceiver to transmit and receive data on one or more data lanes according to a data transmission mode based upon the received link pulse signal.
摘要翻译: 公开了一种用于通过附件单元接口(DDI)协商数据传输模式的系统,方法和设备。 数据收发器电路可以耦合到DDI的一个或多个数据通道。 协商部分可以在协商期间在DDI中的至少一个数据通道上接收链路脉冲信号,并且基于所接收的链路,根据数据传输模式选择性地配置数据收发器以在一个或多个数据通道上发送和接收数据 脉冲信号。
-
公开(公告)号:US20140059225A1
公开(公告)日:2014-02-27
申请号:US13590631
申请日:2012-08-21
IPC分类号: H04L29/08
CPC分类号: H04L29/0818 , H04L41/0816 , H04L43/0829 , H04L43/0888
摘要: Generally, this disclosure describes a network controller for remote system management. A host device may include the network controller and a programmable network element. The network controller may include controller circuitry configured to acquire network management data related to operation of the network controller and to receive host management data related to operation of the host device. The network controller may further include a transmitter configured to transmit the network and host management data to a management system remote from the network controller and a receiver configured to receive a command from the management system related to the management data, the command configured to reprogram the programmable network element to change a behavior of the programmable network element.
摘要翻译: 通常,本公开描述了用于远程系统管理的网络控制器。 主机设备可以包括网络控制器和可编程网元。 网络控制器可以包括被配置为获取与网络控制器的操作相关的网络管理数据并且接收与主机设备的操作有关的主机管理数据的控制器电路。 网络控制器还可以包括发射机,被配置为将网络和主机管理数据发送到远离网络控制器的管理系统,以及被配置为从管理系统接收与管理数据有关的命令的接收机,该命令被配置为重新编程 可编程网元改变可编程网元的行为。
-
公开(公告)号:US20130268619A1
公开(公告)日:2013-10-10
申请号:US13995231
申请日:2011-12-01
IPC分类号: H04L12/24
CPC分类号: H04L41/04 , G06F13/385
摘要: An embodiment may include at least one server processor that may control, at least in part, server switch circuitry data and control plane processing. The at least one processor may include at least one cache memory that is capable of being involved in at least one data transfer that involves at least one component of the server. The at least one data transfer may be carried out in a manner that by-passes involvement of server system memory. The switch circuitry may be communicatively coupled to the at least one processor and to at least one node via communication links. The at least one processor may select, at least in part, at least one communication protocol to be used by the links. The switch circuitry may forward, at least in part, via at least one of the links at least one received packet. Many modifications are possible.
摘要翻译: 一个实施例可以包括至少一个可以至少部分地控制服务器交换机电路数据和控制平面处理的服务器处理器。 所述至少一个处理器可以包括至少一个高速缓存存储器,其能够涉及涉及服务器的至少一个组件的至少一个数据传输。 所述至少一个数据传送可以以服务器系统存储器的旁路方式进行。 开关电路可以经由通信链路通信地耦合到至少一个处理器和至少一个节点。 至少一个处理器可以至少部分地选择要由链路使用的至少一个通信协议。 交换机电路可以至少部分地经由至少一个链路至少一个接收的分组转发。 许多修改是可能的。
-
6.
公开(公告)号:US20120110421A1
公开(公告)日:2012-05-03
申请号:US13348341
申请日:2012-01-11
IPC分类号: H03M13/00
CPC分类号: H04L1/0043 , G06F11/10 , H03M13/33 , H03M13/63 , H03M13/6312 , H04L1/0041 , H04L1/0042 , H04L1/0047 , H04L1/0057 , H04L1/0058 , H04L1/0072 , H04L7/041 , Y02D30/32
摘要: Techniques to perform forward error correction for an electrical backplane are described. An apparatus may comprise a physical layer unit having a forward error correction sublayer to perform forward error correction using a single bit to represent a two bit synchronization header. Other embodiments are described and claimed
摘要翻译: 描述了用于执行电背板的前向纠错的技术。 装置可以包括具有前向纠错子层的物理层单元,以使用单个位来执行前向纠错来表示两位同步头。 描述和要求保护其他实施例
-
公开(公告)号:US20100229067A1
公开(公告)日:2010-09-09
申请号:US12381194
申请日:2009-03-09
摘要: Techniques are described that can extend the transmission rate over cable. Multiple cables can be used to increase the transmission rate. The transmission standard applied for each cable can be an Ethernet backplane standard such as IEEE 802.3ap (2007). Data can be assigned to virtual lanes prior to transmission over a cable. Forward error correction may be applied to each virtual lane prior to transmission over cable. Forward error correction may be negotiated over a single virtual lane and then applied to all virtual lanes.
摘要翻译: 描述了可以通过电缆延长传输速率的技术。 可以使用多条电缆来提高传输速率。 每个电缆应用的传输标准可以是以太网背板标准,如IEEE 802.3ap(2007)。 在通过电缆传输之前,可以将数据分配给虚拟通道。 在通过电缆传输之前,可以对每个虚拟通道应用前向纠错。 可以通过单个虚拟通道协商前向纠错,然后应用于所有虚拟通道。
-
8.
公开(公告)号:US20100095185A1
公开(公告)日:2010-04-15
申请号:US12639797
申请日:2009-12-16
CPC分类号: H04L1/0043 , G06F11/10 , H03M13/33 , H03M13/63 , H03M13/6312 , H04L1/0041 , H04L1/0042 , H04L1/0047 , H04L1/0057 , H04L1/0058 , H04L1/0072 , H04L7/041 , Y02D30/32
摘要: Techniques to perform forward error correction for an electrical backplane are described. An apparatus may comprise a physical layer unit having a forward error correction sublayer to perform forward error correction using a single bit to represent a two bit synchronization header. Other embodiments are described and claimed.
摘要翻译: 描述了用于执行电背板的前向纠错的技术。 装置可以包括具有前向纠错子层的物理层单元,以使用单个位来执行前向纠错来表示两位同步头。 描述和要求保护其他实施例。
-
公开(公告)号:US09736011B2
公开(公告)日:2017-08-15
申请号:US13995231
申请日:2011-12-01
IPC分类号: G06F15/167 , H04L12/24 , G06F13/38
CPC分类号: H04L41/04 , G06F13/385
摘要: An embodiment may include at least one server processor that may control, at least in part, server switch circuitry data and control plane processing. The at least one processor may include at least one cache memory that is capable of being involved in at least one data transfer that involves at least one component of the server. The at least one data transfer may be carried out in a manner that by-passes involvement of server system memory. The switch circuitry may be communicatively coupled to the at least one processor and to at least one node via communication links. The at least one processor may select, at least in part, at least one communication protocol to be used by the links. The switch circuitry may forward, at least in part, via at least one of the links at least one received packet. Many modifications are possible.
-
公开(公告)号:US08370704B2
公开(公告)日:2013-02-05
申请号:US12381194
申请日:2009-03-09
IPC分类号: H03M13/00
摘要: Techniques are described that can extend the transmission rate over cable. Multiple cables can be used to increase the transmission rate. The transmission standard applied for each cable can be an Ethernet backplane standard such as IEEE 802.3ap (2007). Data can be assigned to virtual lanes prior to transmission over a cable. Forward error correction may be applied to each virtual lane prior to transmission over cable. Forward error correction may be negotiated over a single virtual lane and then applied to all virtual lanes.
摘要翻译: 描述了可以通过电缆延长传输速率的技术。 可以使用多条电缆来提高传输速率。 每个电缆应用的传输标准可以是以太网背板标准,例如IEEE 802.3ap(2007)。 在通过电缆传输之前,可以将数据分配给虚拟通道。 在通过电缆传输之前,可以对每个虚拟通道应用前向纠错。 可以通过单个虚拟通道协商前向纠错,然后应用于所有虚拟通道。
-
-
-
-
-
-
-
-
-