利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

7 条记录 (耗时 0.011 秒)

    Apparatus and method for shutdown of wireless communications mobile station with multiple clocks
    1.
    发明授权
    Apparatus and method for shutdown of wireless communications mobile station with multiple clocks 失效
    具有多个时钟的无线通信移动台关闭的装置和方法

    公开(公告)号：US5950120A

    公开(公告)日：1999-09-07

    申请号：US877215

    申请日：1997-06-17

    申请人： William R. Gardner ,  Linley M. Young ,  Peter P. White

    发明人： William R. Gardner ,  Linley M. Young ,  Peter P. White

    IPC分类号： H04B1/16 ,  H04M1/73 ,  H04Q7/20 ,  H04B1/38

    CPC分类号： H04W52/029 ,  H04W52/0293 ,  Y02B60/50

    摘要： The present invention presents a mobile station of a wireless communications system such that when the mobile station is in idle mode (i.e., listening to a paging channel periodically, but otherwise taking no action), the control processor commands the mobile station to enter into sleep mode to minimize power consumption. During sleep mode, the high-frequency reference clock and thus all high-frequency clocks derived from it are turned off. Only a low-frequency clock remains operating at all times to clock the sleep logic.

    摘要翻译： 本发明提出了一种无线通信系统的移动台，使得当移动台处于空闲模式时（即，周期性地收听寻呼信道，但是不采​​取任何动作），控制处理器命令移动台进入睡眠状态 模式以最小化功耗。 在睡眠模式下，高频参考时钟以及因此导出的所有高频时钟都被关闭。 只有低频时钟始终保持运行，以便对睡眠逻辑进行定时。

    Apparatus and method for calibration of sleep mode clock in wireless communications mobile station
    3.
    发明授权
    Apparatus and method for calibration of sleep mode clock in wireless communications mobile station 失效
    无线通信移动台睡眠模式时钟校准的装置和方法

    公开(公告)号：US5995820A

    公开(公告)日：1999-11-30

    申请号：US877217

    申请日：1997-06-17

    申请人： Linley M. Young ,  Peter P. White ,  William R. Gardner

    发明人： Linley M. Young ,  Peter P. White ,  William R. Gardner

    IPC分类号： H04B1/16 ,  H04W52/02 ,  H04B7/00

    CPC分类号： H04W52/029 ,  H04W56/0035 ,  H04W52/0293 ,  Y02B60/50

    摘要： The present invention presents a calibrator for a mobile station of a TDMA wireless communications system such that the calibrator calibrates a low-frequency clock to a high frequency clock locked to system timing. When the mobile station is in idle mode (i.e., listening to a paging channel periodically, but otherwise taking no action), the control processor commands the mobile station to enter into sleep mode to minimize power consumption. During sleep mode, the high-frequency reference clock and all clocks derived from it are turned off. Only the calibrated low-frequency clock remains operating to clock the sleep logic.

    摘要翻译： 本发明提供了一种用于TDMA无线通信系统的移动台的校准器，使得校准器将低频时钟校准为锁定到系统定时的高频时钟。 当移动台处于空闲模式（即，周期性地收听寻呼信道，但是不采​​取行动）时，控制处理器命令移动台进入睡眠模式以最小化功耗。 在休眠模式下，高频参考时钟和从其派生的所有时钟都被关闭。 只有校准的低频时钟保持运行以对睡眠逻辑进行定时。

    Pixel modification unit for use as a functional unit in a superscalar microprocessor
    5.
    发明授权
    Pixel modification unit for use as a functional unit in a superscalar microprocessor 失效
    像素修改单元，用作超标量微处理器中的功能单元

    公开(公告)号：US5533185A

    公开(公告)日：1996-07-02

    申请号：US141966

    申请日：1993-10-28

    申请人： Derek J. Lentz ,  Linley M. Young

    发明人： Derek J. Lentz ,  Linley M. Young

    IPC分类号： B41J5/30 ,  G06F9/30 ,  G06T1/20 ,  G06T3/00 ,  G09G5/38 ,  G09G5/39 ,  H04N1/387 ,  G06F15/00

    CPC分类号： G06F9/30141 ,  G06F9/30043 ,  G06F9/30109 ,  G06T1/20

    摘要： A pixel modification unit is provided for carrying out a variety of raster graphic manipulations in a RISC graphics processor. The pixel modification unit comprises a logic function unit, a masking unit, and a byte mirror unit. The logic function unit can perform any of 16 different logic operations between each bit of a source operand and a destination operand. The source operand may be a bit map fixed data, while the destination operand is pixel data in the bit map corresponding to the graphics image to be modified. The masking unit can mask any or all bits of a destination operand so that the logic function unit does not operate on the masked bits. When masking is implemented, the output of the pixel modification unit is derived from the masked bits from the destination operand and the unmasked bits which were operated on by the logic function unit. The byte mirror unit horizontally reflects a figure in the bit map via reversing the bit order of data bytes retrieved from the bit map. The present invention includes a high performance orthogonal rotator for a graphics processor that orthogonally rotates pixel regions in a bit map by an angle of 90.degree. or 270.degree.. Optionally, the pixel regions can be vertically mirrored as well as orthogonally rotated.

    摘要翻译： 提供像素修改单元，用于在RISC图形处理器中执行各种光栅图形操作。 像素修改单元包括逻辑功能单元，掩蔽单元和字节镜单元。 逻辑功能单元可以执行源操作数和目标操作数的每个位之间的16种不同逻辑运算中的任何一种。 源操作数可以是位图固定数据，而目的地操作数是与要修改的图形图像对应的位图中的像素数据。 屏蔽单元可以屏蔽目的地操作数的任何或所有位，使得逻辑功能单元不对掩码位进行操作。 当实现掩蔽时，像素修改单元的输出是从目标操作数的屏蔽位和由逻辑功能单元操作的未屏蔽位导出的。 字节镜单元通过反转从位图检索的数据字节的位顺序水平地反映位图中的图形。 本发明包括用于图形处理器的高性能正交旋转器，其将位图中的像素区域正交地旋转90度或270度的角度。 可选地，像素区域可以被垂直镜像以及正交旋转。

    Method and/or apparatus for generating a write gated clock signal
    6.
    发明授权
    Method and/or apparatus for generating a write gated clock signal 有权
    用于产生写门控时钟信号的方法和/或装置

    公开(公告)号：US07046066B2

    公开(公告)日：2006-05-16

    申请号：US10867899

    申请日：2004-06-15

    申请人： Alon Saado ,  Linley M. Young ,  Muhammad Afsar

    发明人： Alon Saado ,  Linley M. Young ,  Muhammad Afsar

    IPC分类号： G06F1/04

    CPC分类号： G06F1/32 ,  G06F1/10 ,  G11C2029/3202

    摘要： An apparatus comprising a first circuit and a second circuit. The first circuit may be configured to generate a gated clock signal in response to (i) a write enable signal and (ii) a system clock signal. The gated clock signal is pulsed active while the write enable signal is active. The second circuit may be configured to generate the write enable signal.

    摘要翻译： 一种包括第一电路和第二电路的装置。 第一电路可以被配置为响应于（i）写使能信号和（ii）系统时钟信号而产生门控时钟信号。 当写使能信号有效时，门控时钟信号是脉冲激活的。 第二电路可以被配置为产生写使能信号。