-
1.发明授权Method and systems for copying data components between nodes of a wireless sensor network 有权用于在无线传感器网络的节点之间复制数据组件的方法和系统公开(公告)号：US07769848B2
公开(公告)日：2010-08-03
申请号：US10946714
申请日：2004-09-22
申请人： Eric Yee Teck Choy , Moon J. Kim , Jonghae Kim
发明人： Eric Yee Teck Choy , Moon J. Kim , Jonghae Kim
IPC分类号： G06F15/173 , H04L12/26
CPC分类号： H04W28/14 , H04L41/06 , H04L41/12 , H04L45/02 , H04L67/12 , H04L67/125 , H04L69/40 , H04W4/70 , H04W92/18
摘要： Under the present invention, a wireless sensor network comprising a plurality of peer to peer nodes is provided. Each node in the network includes, among other things, a sensor for detecting environmental factors. When a potential failure is detected within a node, the node will query its neighboring nodes to determine whether they have the capability to store any data component(s) currently stored within the potentially failing node. Based on the querying, the data component(s) in the potentially failing node are copied to one or more of the neighboring nodes. Thereafter, details of the copying can be broadcast to other nodes in the network, and any routing tables that identify the locations of data components stored throughout the wireless sensor network can be updated.
摘要翻译： 在本发明中，提供了包括多个对等节点的无线传感器网络。 网络中的每个节点尤其包括用于检测环境因素的传感器。 当在节点内检测到潜在故障时，节点将查询其相邻节点以确定它们是否具有存储当前存储在潜在故障节点内的任何数据组件的能力。 基于查询，可能故障节点中的数据组件被复制到一个或多个相邻节点。 此后，复制的细节可以广播到网络中的其他节点，并且可以更新识别存储在整个无线传感器网络中的数据组件的位置的任何路由表。
-
公开(公告)号：US07859825B2
公开(公告)日：2010-12-28
申请号：US12371756
申请日：2009-02-16
IPC分类号： H01G4/38 , H01G4/00 , H01L27/108 , H01L29/94
CPC分类号： H01L27/0811 , H01L23/5223 , H01L27/0688 , H01L27/0805 , H01L2924/0002 , H01L2924/3011 , H01L2924/00
摘要： A capacitance circuit assembly mounted on a semiconductor chip, and methods for forming the same, are provided. A plurality of divergent capacitors is provided in a parallel circuit connection between first and second ports, the plurality providing at least one Metal Oxide Silicon Capacitor and at least one Vertical Native Capacitor or Metal-Insulator-Metal Capacitor. An assembly has a vertical orientation, a Metal Oxide Silicon capacitor located at the bottom and defining a footprint, with a middle Vertical Native Capacitor having a plurality of horizontal metal layers, including a plurality of parallel positive plates alternating with a plurality of parallel negative plates. In another aspect, vertically asymmetric orientations provide a reduced total parasitic capacitance.
摘要翻译： 设置安装在半导体芯片上的电容电路组件及其形成方法。 多个发散电容器设置在第一和第二端口之间的并联电路连接中，多个提供至少一个金属氧化物硅电容器和至少一个垂直本机电容器或金属绝缘体金属电容器。 组件具有垂直取向，金属氧化物硅电容器位于底部并限定占地面积，中间垂直本机电容器具有多个水平金属层，包括多个平行的正极板，与多个平行的负极板交替 。 在另一方面，垂直不对称取向提供减小的总寄生电容。
-
公开(公告)号：US20100295156A1
公开(公告)日：2010-11-25
申请号：US12851814
申请日：2010-08-06
IPC分类号： H01L29/92
CPC分类号： H01L29/94 , H01L23/5223 , H01L27/0805 , H01L2924/0002 , H01L2924/00
摘要： Capacitance circuits are provided disposing a lower vertical-native capacitor metal layer above a planar front-end-of-line semiconductor base substrate, planar metal bottom plates spaced a bottom plate distance from the base and top plates above the bottom plates spaced a top plate distance from the base defining metal-insulator-metal capacitors, top plate footprints disposed above the base substrate smaller than bottom plate footprints and exposing bottom plate remainder upper lateral connector surfaces; disposing parallel positive port and negative port upper vertical-native capacitor metal layers over and each connected to top plate and bottom plate upper remainder lateral connector surface. Moreover, electrical connecting of the first top plate and the second bottom plate to the positive port metal layer and of the second top plate and the first bottom to the negative port metal layer impart equal total negative port and positive port metal-insulator-metal capacitor extrinsic capacitance.
摘要翻译： 提供电容电路，其设置在平面前端半导体基底基板上方的下垂直电容器金属层，与底板间隔开的底板距离的平面金属底板和位于底板上方的顶板，间隔开顶板 距离限定金属 - 绝缘体 - 金属电容器的基底的距离，设置在基底基板之上的顶板印迹小于底板印迹并且暴露底板剩余的上横向连接器表面; 将平行的正端口和负端口上垂直电容器金属层布置在每个顶板和底板的上部剩余侧面连接器表面上。 此外，第一顶板和第二底板与正端口金属层以及第二顶板和第一底部到负极金属层的电连接赋予相等的总负端口和正端口金属 - 绝缘体 - 金属电容器 外在电容。
-
公开(公告)号：US07838384B2
公开(公告)日：2010-11-23
申请号：US11970665
申请日：2008-01-08
IPC分类号： H01L21/20
CPC分类号： H01L29/94 , H01L23/5223 , H01L27/0805 , H01L2924/0002 , H01L2924/00
摘要： Methods, articles and design structures for capacitance circuits are provided disposing a lower vertical-native capacitor metal layer above a planar front-end-of-line semiconductor base substrate, planar metal bottom plates spaced a bottom plate distance from the base and top plates above the bottom plates spaced a top plate distance from the base defining metal-insulator-metal capacitors, top plate footprints disposed above the base substrate smaller than bottom plate footprints and exposing bottom plate remainder upper lateral connector surfaces; disposing parallel positive port and negative port upper vertical-native capacitor metal layers over and each connected to top plate and bottom plate upper remainder lateral connector surface. Moreover, electrical connecting of the first top plate and the second bottom plate to the positive port metal layer and of the second top plate and the first bottom to the negative port metal layer impart equal total negative port and positive port metal-insulator-metal capacitor extrinsic capacitance.
摘要翻译： 提供了用于电容电路的方法，制品和设计结构，其在平面前端半导体基底基板上方设置较低的垂直电容器金属层，平板金属底板与底座和顶板间隔开底板 底板与限定金属 - 绝缘体 - 金属电容器的基板间隔开顶板距离，顶板脚印设置在基底基板之上，小于底板印迹，并露出底板剩余的上横向连接器表面; 将平行的正端口和负端口上垂直电容器金属层布置在每个顶板和底板的上部剩余侧面连接器表面上。 此外，第一顶板和第二底板与正端口金属层以及第二顶板和第一底部到负极金属层的电连接赋予相等的总负端口和正端口金属 - 绝缘体 - 金属电容器 外在电容。
-
公开(公告)号：US20090132082A1
公开(公告)日：2009-05-21
申请号：US12362877
申请日：2009-01-30
申请人： Choongyeun Cho , Daeik Kim , Jonghae Kim , Moon J. Kim , Jean-Olivier Plouchart , Robert E. Trzcinski
发明人： Choongyeun Cho , Daeik Kim , Jonghae Kim , Moon J. Kim , Jean-Olivier Plouchart , Robert E. Trzcinski
CPC分类号： H01L28/10 , H01F17/0013 , H01F2017/0073 , H01L23/5227 , H01L27/0203 , H01L2924/0002 , H01L2924/00
摘要： Sub-100 nanometer semiconductor devices and methods and program products for manufacturing devices are provided, in particular inductors comprising a plurality of spaced parallel metal lines disposed on a dielectric surface and each having width, heights, spacing and cross-sectional areas determined as a function of Design Rule Check rules. For one planarization process rule a metal density ratio of 80% metal to 20% dielectric surface is determined and produced. In one example a sum of metal line spacing gaps is less than a sum of metal line interior sidewall heights. In one aspect at least one of line height, width and line spacing dimensions is selected to optimize one or more chip yield, chip performance, chip manufacturability and inductor Q factor parameters.
摘要翻译： 提供了用于制造器件的亚100纳米半导体器件和方法和程序产品，特别是电感器，其包括设置在电介质表面上的多个间隔开的平行金属线，并且每个具有确定为功能的宽度，高度，间隔和横截面面积 的设计规则检查规则。 对于一个平面化工艺规则，确定并生产了80％金属至20％电介质表面的金属密度比。 在一个示例中，金属线间距的总和小于金属线内侧壁高度的总和。 在一个方面，选择线高度，宽度和线间距尺寸中的至少一个以优化一个或多个芯片产量，芯片性能，芯片制造性和电感器Q因子参数。
-
公开(公告)号：US20080136697A1
公开(公告)日：2008-06-12
申请号：US11608264
申请日：2006-12-08
申请人： Choongyeun Cho , Dae Ik Kim , Jonghae Kim , Moon J. Kim
发明人： Choongyeun Cho , Dae Ik Kim , Jonghae Kim , Moon J. Kim
IPC分类号： G06F7/58
CPC分类号： G06F7/588
摘要： In a random number generator, a first converter converts a first analog noise signal into a random digital clock signal and a second converter samples a second analog noise signal asynchronous to the first analog noise signal in response to the random digital clock signal and generates a random digital number stream. In one aspect, a random number generator output block samples the second converter random digital number stream in response to the random digital clock signal and generates a random number generator block output. In another aspect a pseudo noise source state machine generates the random digital clock signal in response to a first seed generated from the first analog noise signal, a second seed from process variation digital amplifier, and a past machine state.
摘要翻译： 在随机数发生器中，第一转换器将第一模拟噪声信号转换成随机数字时钟信号，并且第二转换器响应于随机数字时钟信号对与第一模拟噪声信号异步的第二模拟噪声信号进行采样，并产生随机数 数字数字流。 一方面，随机数发生器输出块响应于随机数字时钟信号对第二转换器随机数字数字流进行采样，并产生随机数发生器块输出。 在另一方面，伪噪声源状态机响应于从第一模拟噪声信号产生的第一种子，来自过程变化数字放大器的第二种子和过去的机器状态，产生随机数字时钟信号。
-
公开(公告)号：US20080079114A1
公开(公告)日：2008-04-03
申请号：US11536896
申请日：2006-09-29
申请人： Choongyeun Cho , Daeik Kim , Jonghae Kim , Moon J. Kim , Jean-Olivier Plouchart , Robert E. Trzcinski
发明人： Choongyeun Cho , Daeik Kim , Jonghae Kim , Moon J. Kim , Jean-Olivier Plouchart , Robert E. Trzcinski
IPC分类号： H01L29/00
CPC分类号： H01L28/10 , H01F17/0013 , H01F2017/0073 , H01L23/5227 , H01L27/0203 , H01L2924/0002 , H01L2924/00
摘要： Sub-100 nanometer semiconductor devices and methods and program products for manufacturing devices are provided, in particular inductors comprising a plurality of spaced parallel metal lines disposed on a dielectric surface and each having width, heights, spacing and cross-sectional areas determined as a function of Design Rule Check rules. For one planarization process rule a metal density ratio of 80% metal to 20% dielectric surface is determined and produced. In one example a sum of metal line spacing gaps is less than a sum of metal line interior sidewall heights. In one aspect at least one of line height, width and line spacing dimensions is selected to optimize one or more chip yield, chip performance, chip manufacturability and inductor Q factor parameters.
摘要翻译： 提供了用于制造器件的亚100纳米半导体器件和方法和程序产品，特别是电感器，其包括设置在电介质表面上的多个间隔开的平行金属线，并且每个具有确定为功能的宽度，高度，间隔和横截面面积 的设计规则检查规则。 对于一个平面化工艺规则，确定并生产了80％金属至20％电介质表面的金属密度比。 在一个示例中，金属线间距的总和小于金属线内侧壁高度的总和。 在一个方面，选择线高度，宽度和线间距尺寸中的至少一个以优化一个或多个芯片产量，芯片性能，芯片制造性和电感器Q因子参数。
-
公开(公告)号：US20120223411A1
公开(公告)日：2012-09-06
申请号：US13469464
申请日：2012-05-11
申请人： Choongyeun Cho , Daeik Kim , Jonghae Kim , Moon J. Kim , Jean-Olivier Plouchart , Robert E. Trzcinski
发明人： Choongyeun Cho , Daeik Kim , Jonghae Kim , Moon J. Kim , Jean-Olivier Plouchart , Robert E. Trzcinski
CPC分类号： H01L28/10 , H01F17/0013 , H01F2017/0073 , H01L23/5227 , H01L27/0203 , H01L2924/0002 , H01L2924/00
摘要： Sub-100 nanometer semiconductor devices and methods and program products for manufacturing devices are provided, in particular inductors comprising a plurality of spaced parallel metal lines disposed on a dielectric surface and each having width, heights, spacing and cross-sectional areas determined as a function of Design Rule Check rules. For one planarization process rule a metal density ratio of 80% metal to 20% dielectric surface is determined and produced. In one example a sum of metal line spacing gaps is less than a sum of metal line interior sidewall heights. In one aspect at least one of line height, width and line spacing dimensions is selected to optimize one or more chip yield, chip performance, chip manufacturability and inductor Q factor parameters.
摘要翻译： 提供了用于制造器件的亚100纳米半导体器件和方法和程序产品，特别是电感器，其包括设置在电介质表面上的多个间隔开的平行金属线，并且每个具有确定为功能的宽度，高度，间隔和横截面面积 的设计规则检查规则。 对于一个平面化工艺规则，确定并生产了80％金属至20％电介质表面的金属密度比。 在一个示例中，金属线间距的总和小于金属线内侧壁高度的总和。 在一个方面，选择线高度，宽度和线间距尺寸中的至少一个以优化一个或多个芯片产量，芯片性能，芯片制造性和电感器Q因子参数。
-
公开(公告)号：US08227891B2
公开(公告)日：2012-07-24
申请号：US12362877
申请日：2009-01-30
申请人： Choongyeun Cho , Daeik Kim , Jonghae Kim , Moon J. Kim , Jean-Olivier Plouchart , Robert E. Trzcinski
发明人： Choongyeun Cho , Daeik Kim , Jonghae Kim , Moon J. Kim , Jean-Olivier Plouchart , Robert E. Trzcinski
IPC分类号： H01L21/00
CPC分类号： H01L28/10 , H01F17/0013 , H01F2017/0073 , H01L23/5227 , H01L27/0203 , H01L2924/0002 , H01L2924/00
摘要： Sub-100 nanometer semiconductor devices and methods and program products for manufacturing devices are provided, in particular inductors comprising a plurality of spaced parallel metal lines disposed on a dielectric surface and each having width, heights, spacing and cross-sectional areas determined as a function of Design Rule Check rules. For one planarization process rule a metal density ratio of 80% metal to 20% dielectric surface is determined and produced. In one example a sum of metal line spacing gaps is less than a sum of metal line interior sidewall heights. In one aspect at least one of line height, width and line spacing dimensions is selected to optimize one or more chip yield, chip performance, chip manufacturability and inductor Q factor parameters.
摘要翻译： 提供了用于制造器件的亚100纳米半导体器件和方法和程序产品，特别是电感器，其包括设置在电介质表面上的多个间隔开的平行金属线，并且每个具有确定为功能的宽度，高度，间隔和横截面面积 的设计规则检查规则。 对于一个平面化工艺规则，确定并生产了80％金属至20％电介质表面的金属密度比。 在一个示例中，金属线间距的总和小于金属线内侧壁高度的总和。 在一个方面，选择线高度，宽度和线间距尺寸中的至少一个以优化一个或多个芯片产量，芯片性能，芯片制造性和电感器Q因子参数。
-
公开(公告)号：US08041772B2
公开(公告)日：2011-10-18
申请号：US11220961
申请日：2005-09-07
申请人： Riz S. Amanuddin , Jonghae Kim , Moon J. Kim , Eric C. Yee
发明人： Riz S. Amanuddin , Jonghae Kim , Moon J. Kim , Eric C. Yee
IPC分类号： G06F15/16 , G06F15/173
CPC分类号： H04W84/18 , H04L43/0817 , H04L67/104 , H04L67/1046 , H04L67/1059 , H04L67/1068 , H04L67/1093 , H04L67/12 , H04W24/00 , H04W72/04 , H04W74/06 , H04W88/16
摘要： The present invention provides a method, system and program product for deploying and allocating resources, and addressing threats in an autonomic sensor network ecosystem. Specifically, under the present invention, the autonomic sensor network ecosystem includes a set (e.g., one or more) of sensor networks each having a set of sensor peers and at least one super peer; a set of micro grid gateways; and a set of enterprise gateways. Each micro grid gateway is typically adapted to receive requests from a sensor network, an enterprise gateway, and/or another micro grid gateway. Moreover, each micro grid gateway includes a request broker for receiving the requests; a request queue manager for queuing the requests; a scheduler for scheduling the requests; and a resource manager for monitoring the set of sensor networks.
摘要翻译： 本发明提供了用于部署和分配资源以及解决自主传感器网络生态系统中的威胁的方法，系统和程序产品。 具体地说，在本发明的范围内，自主传感器网络生态系统包括一组（例如一个或多个）传感器网络，每个传感器网络具有一组传感器对等体和至少一个超级对等体; 一套微网格网关; 和一套企业网关。 每个微网格网关通常适于接收来自传感器网络，企业网关和/或另一微网格网关的请求。 此外，每个微网格网关包括用于接收请求的请求代理; 用于排队请求的请求队列管理器; 调度器，用于调度请求; 以及用于监测传感器网络集合的资源管理器。
-
-
-
-
-
-
-
-
-
搜索结果
235 条记录 (耗时 0.025 秒)