公开(公告)号：US20240382293A1

公开(公告)日：2024-11-21

申请号：US18317355

申请日：2023-05-15

Applicant: International Business Machines Corporation

Inventor： Jeremy R. Fox ,  Martin G. Keen ,  Alexander Reznicek ,  Bahman Hekmatshoartabari

IPC: A61C8/00 ,  B33Y80/00

Abstract: A 3D printed dental implant. The 3D printed dental implant includes a 3D printed dental implant body, and a plurality of sensors embedded within the 3D printed dental implant body.

公开(公告)号：US20240354564A1

公开(公告)日：2024-10-24

申请号：US18303968

申请日：2023-04-20

Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATION

Inventor： Alexander Reznicek ,  Bahman Hekmatshoartabari ,  Jeremy R. Fox ,  Martin G. Keen

IPC: G06N3/08

CPC classification number: G06N3/08

Abstract: An integrated sensor array may include a semiconductor substrate. The integrated sensor array may be arranged in multiple sensor sub-arrays formed on the substrate. Each sensor sub-array may include multiple, densely packed cross-reactive sensors. Each cross-reactive sensor of within the same sensor sub-array may be functionalized differently than each of the other cross-reactive sensor of the same sensor sub-array.

公开(公告)号：US20240202386A1

公开(公告)日：2024-06-20

申请号：US18066445

申请日：2022-12-15

Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATION

Inventor： Jeremy R. Fox ,  Martin G. Keen ,  Alexander Reznicek ,  Bahman Hekmatshoartabari

IPC: G06F30/20

CPC classification number: G06F30/20 ,  B33Y80/00

Abstract: A method, computer program, and computer system are provided for structural health monitoring. A signal corresponding to interrogation of sensors embedded within structural components associated with a structure is transmitted by a handheld or vehicle-mounted interrogator. A backscattered response signal including sensor data associated with the structure is received by the interrogator. The sensor data is compared to a threshold value corresponding to a safety factor of the structure. Maintenance or manual inspection of the structure is scheduled based on the sensor data being above the threshold value.

公开(公告)号：US12016251B2

公开(公告)日：2024-06-18

申请号：US17445831

申请日：2021-08-25

Applicant: International Business Machines Corporation

Inventor： Heng Wu ,  Alexander Reznicek ,  Bahman Hekmatshoartabari ,  Ruilong Xie

IPC: H10N52/80 ,  G11C11/16 ,  H01F10/32 ,  H10B61/00 ,  H10N50/01 ,  H10N50/10 ,  H10N50/85 ,  H10N52/00 ,  H10N52/01

CPC classification number: H10N52/80 ,  G11C11/161 ,  H01F10/3254 ,  H01F10/329 ,  H10B61/20 ,  H10N50/01 ,  H10N50/10 ,  H10N52/00 ,  H10N52/01 ,  G11C11/1673 ,  H10N50/85

Abstract: Embodiments disclosed herein include a semiconductor structure. The semiconductor structure may include a spin transfer torque (STT) magnetoresistive random access memory (MRAM) stack. The semiconductor structure may also include a spin orbit torque (SOT) MRAM stack vertically in series with the STT-MRAM. The SOT-MRAM stack may include a heavy metal spin hall effect rail configured to flip an SOT free-layer magnetic orientation in response to a horizontal signal through the heavy metal rail.

公开(公告)号：US20240161408A1

公开(公告)日：2024-05-16

申请号：US18055911

申请日：2022-11-16

Applicant: International Business Machines Corporation

Inventor： Jeremy R. Fox ,  Martin G. Keen ,  Alexander Reznicek ,  Bahman Hekmatshoartabari

IPC: G06T19/00

CPC classification number: G06T19/00

Abstract: Embodiments of the invention are directed to a computer-implemented method that includes accessing, using a processor system, a three-dimensional (3D) model of a device-under-design (DUD). The processor system is used to receive a first design operation associated with the 3D model of the DUD. A collaboration dependency model is used to make a prediction of a dependency relationship between the first design operation and a second design operation.

公开(公告)号：US20240094801A1

公开(公告)日：2024-03-21

申请号：US17934026

申请日：2022-09-21

Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATION

Inventor： Jeremy R. Fox ,  Alexander Reznicek ,  Bahman Hekmatshoartabari ,  Martin G. Keen

IPC: G06F3/01 ,  G16H40/63

CPC classification number: G06F3/011 ,  G16H40/63 ,  G06F2203/011

Abstract: According to one embodiment, a method, computer system, and computer program product for biometric mixed-reality emotional modification is provided. The present invention may include collecting, by a plurality of biosensors, biometric information on a user during a mixed-reality session, wherein the biometric information comprises biomarkers; identifying, by one or more machine learning models, a mental state of the user based on the biometric information; and responsive to determining that the mental state does not match an intended emotion associated with a mixed-reality experience, modifying the mixed-reality experience with one or more virtual content elements.

公开(公告)号：US11695004B2

公开(公告)日：2023-07-04

申请号：US17506913

申请日：2021-10-21

Applicant: International Business Machines Corporation

Inventor： Alexander Reznicek ,  Ruilong Xie ,  Jeng-Bang Yau ,  Bahman Hekmatshoartabari

IPC: H01L27/06 ,  H01L21/8249 ,  H01L27/082 ,  H01L29/66 ,  H01L29/78 ,  H01L29/732

CPC classification number: H01L27/0623 ,  H01L21/8249 ,  H01L27/0617 ,  H01L27/0826 ,  H01L29/66666 ,  H01L29/732 ,  H01L29/7827

Abstract: A semiconductor device or circuit includes a vertical bipolar junction transistor (vBJT) and a vertical filed effect transistor (vFET). The vBJT collector is electrically and/or physically connected to an adjacent vFET source. For example, a vBJT collector and a vFET source may be integrated upon a same semiconductor material substrate or layer. The vFET provides negative feedback for the collector-base voltage and the vBJT emitter and collector allow for low transit times.

公开(公告)号：US11683941B2

公开(公告)日：2023-06-20

申请号：US16701194

申请日：2019-12-03

Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATION

Inventor： Alexander Reznicek ,  Karthik Balakrishnan ,  Bahman Hekmatshoartabari ,  Takashi Ando

IPC: H10B63/00 ,  H10N70/00 ,  H10N70/20

CPC classification number: H10B63/34 ,  H10N70/066 ,  H10N70/24 ,  H10N70/821 ,  H10N70/841

Abstract: A semiconductor structure may include two vertical transport field effect transistors comprising a top source drain, a bottom source drain, and an epitaxial channel and a resistive random access memory between the two vertical transport field effect transistors, the resistive random access memory may include an oxide layer, a top electrode, and a bottom electrode, wherein the oxide layer may contact the top source drain of the two vertical field effect transistor. The top source drain may function as the bottom electrode of the resistive random access memory. The semiconductor structure may include a shallow trench isolation between the two vertical transport field effect transistors, the shallow trench isolation may be embedded in a first spacer, a doped source, and a portion of a substrate.

公开(公告)号：US11605673B2

公开(公告)日：2023-03-14

申请号：US17116147

申请日：2020-12-09

Applicant: International Business Machines Corporation

Inventor： Alexander Reznicek ,  Tsung-Sheng Kang ,  Takashi Ando ,  Bahman Hekmatshoartabari

IPC: H01L27/24 ,  H01L27/092 ,  H01L45/00

Abstract: An approach to forming a semiconductor structure is provided. The semiconductor structure includes two adjacent fins on a substrate. A gate stack is on each of the two adjacent fins. The semiconductor structure includes a first source/drain on a first end of each fin of the two adjacent fins and a second source/drain on a second end of each fin of the two adjacent fins. The semiconductor structure includes a switching layer on at least the first source/drain on the first end of each fin of the two adjacent fins and a top electrode on the switching layer. A metal material over the top electrode in the semiconductor structure.

公开(公告)号：US11594617B2

公开(公告)日：2023-02-28

申请号：US17093716

申请日：2020-11-10

Applicant: International Business Machines Corporation

Inventor： Bahman Hekmatshoartabari ,  Alexander Reznicek

IPC: H01L29/66 ,  H01L29/423 ,  H01L29/78

Abstract: A Vertical Reconfigurable Field Effect Transistor (VRFET) has a substrate and a vertical channel. The vertical channel is in contact with a top silicide region that forms a lower Schottky junction with the vertical channel and a top silicide region that forms an upper Schottky junction with the vertical channel. The lower silicide region and the upper silicide region each form a source/drain (S/D) of the device. A lower gate stack surrounds the vertical channel and has a lower overlap that encompasses the lower Schottky junction. An upper gate stack surrounds the vertical channel and has an upper overlap that encompasses the upper Schottky junction. The lower gate stack is electrically insulated from the upper gate stack. The lower gate stack can electrically control the lower Schottky junction (S/D). The upper gate stack can electrically control the upper Schottky junction (S/D). The control of the lower Schottky junction (S/D) is independent and separate from the control of the upper Schottky junction (S/D). The upper gate stack is stacked above the lower gate stack enabling a reduced device footprint.