CAPACITOR AND SEMICONDUCTOR DEVICE INCLUDING A CAPACITOR
    4.
    发明申请
    CAPACITOR AND SEMICONDUCTOR DEVICE INCLUDING A CAPACITOR 审中-公开
    包括电容器的电容器和半导体器件

    公开(公告)号:US20120119327A1

    公开(公告)日:2012-05-17

    申请号:US13238032

    申请日:2011-09-21

    IPC分类号: H01L29/92

    摘要: A capacitor in a semiconductor memory device comprises a lower electrode on a substrate that is formed of a conductive metal oxide having a rutile crystalline structure, a titanium oxide dielectric layer on the lower electrode that has a rutile crystalline structure and includes impurities for reducing a leakage current, and an upper electrode on the titanium oxide dielectric layer. A method of forming a capacitor in a semiconductor device comprise steps of forming a lower electrode on a substrate that includes a conductive metal oxide having a rutile crystalline structure, forming a titanium oxide dielectric layer on the lower electrode that has a rutile crystalline structure and impurities for reducing a leakage current, and forming an upper electrode on the titanium oxide dielectric layer.

    摘要翻译: 半导体存储器件中的电容器包括由具有金红石晶体结构的导电金属氧化物形成的衬底上的下电极,下电极上的具有金红石晶体结构的氧化钛电介质层,并且包括用于减少漏电的杂质 电流和氧化钛电介质层上的上电极。 在半导体器件中形成电容器的方法包括以下步骤:在包括具有金红石晶体结构的导电金属氧化物的衬底上形成下电极,在具有金红石晶体结构的下电极上形成氧化钛电介质层和杂质 用于减少漏电流,以及在氧化钛电介质层上形成上电极。

    Semiconductor device having metal plug and method of forming the same
    5.
    发明授权
    Semiconductor device having metal plug and method of forming the same 有权
    具有金属塞的半导体装置及其形成方法

    公开(公告)号:US09153499B2

    公开(公告)日:2015-10-06

    申请号:US13425906

    申请日:2012-03-21

    IPC分类号: H01L27/06 H01L21/8234

    摘要: Provided is a semiconductor device including first, second and third source/drain regions. A first conductive plug in contact with the first source/drain regions, having a first width and a first height, and including a first material is provided. An interlayer insulating layer covering the first conductive plug and the substrate is disposed. A second conductive plug vertically penetrating the interlayer insulating layer to be in contact with the second source/drain regions, having a second width and a second height, and including a second material is provided. A third conductive plug vertically penetrating the interlayer insulating layer to be in contact with the third source/drain regions, having a third width and a third height, and including a third material is disposed. The second material includes a noble metal, a noble metal oxide or a perovskite-based conductive oxide.

    摘要翻译: 提供了包括第一,第二和第三源极/漏极区域的半导体器件。 提供了与第一源/漏区接触的第一导电插塞,具有第一宽度和第一高度,并且包括第一材料。 设置覆盖第一导电插塞和基板的层间绝缘层。 提供垂直穿过层间绝缘层以与具有第二宽度和第二高度并且包括第二材料的第二源/漏区接触的第二导电插塞。 设置垂直贯穿层间绝缘层与第三源极/漏极区域接触的第三导电插塞,具有第三宽度和第三高度,并且包括第三材料。 第二种材料包括贵金属,贵金属氧化物或钙钛矿型导电氧化物。

    SEMICONDUCTOR DEVICE HAVING METAL PLUG AND METHOD OF FORMING THE SAME
    7.
    发明申请
    SEMICONDUCTOR DEVICE HAVING METAL PLUG AND METHOD OF FORMING THE SAME 有权
    具有金属插件的半导体器件及其形成方法

    公开(公告)号:US20120299072A1

    公开(公告)日:2012-11-29

    申请号:US13425906

    申请日:2012-03-21

    IPC分类号: H01L27/06

    摘要: Provided is a semiconductor device including first, second and third source/drain regions. A first conductive plug in contact with the first source/drain regions, having a first width and a first height, and including a first material is provided. An interlayer insulating layer covering the first conductive plug and the substrate is disposed. A second conductive plug vertically penetrating the interlayer insulating layer to be in contact with the second source/drain regions, having a second width and a second height, and including a second material is provided. A third conductive plug vertically penetrating the interlayer insulating layer to be in contact with the third source/drain regions, having a third width and a third height, and including a third material is disposed. The second material includes a noble metal, a noble metal oxide or a perovskite-based conductive oxide.

    摘要翻译: 提供了包括第一,第二和第三源极/漏极区域的半导体器件。 提供了与第一源/漏区接触的第一导电插塞,具有第一宽度和第一高度,并且包括第一材料。 设置覆盖第一导电插塞和基板的层间绝缘层。 提供垂直穿过层间绝缘层以与具有第二宽度和第二高度并且包括第二材料的第二源/漏区接触的第二导电插塞。 设置垂直贯穿层间绝缘层与第三源极/漏极区域接触的第三导电插塞,具有第三宽度和第三高度,并且包括第三材料。 第二种材料包括贵金属,贵金属氧化物或钙钛矿型导电氧化物。

    CAPACITOR
    9.
    发明申请
    CAPACITOR 审中-公开
    电容器

    公开(公告)号:US20110242727A1

    公开(公告)日:2011-10-06

    申请号:US13076950

    申请日:2011-03-31

    IPC分类号: H01G4/06

    CPC分类号: H01G4/1209 H01G4/002

    摘要: A capacitor may include a lower electrode structure, a dielectric layer and an upper electrode structure. The lower electrode structure may include a first lower pattern, a first deformation-preventing layer pattern and a second lower pattern. The first lower pattern may have a cylindrical shape. The first deformation-preventing layer pattern may be formed on an inner surface of the first lower pattern. The second lower pattern may be formed on the first deformation-preventing layer pattern. The dielectric layer may be formed on the lower electrode structure. The upper electrode structure may be formed on the dielectric layer. Thus, the capacitor may have a high capacitance and improved electrical characteristics.

    摘要翻译: 电容器可以包括下电极结构,电介质层和上电极结构。 下部电极结构可以包括第一下部图案,第一防变形图案图案和第二下部图案。 第一下部图案可以具有圆柱形形状。 第一防变形图案图案可以形成在第一下图案的内表面上。 第二下图案可以形成在第一抗变形层图案上。 电介质层可以形成在下电极结构上。 上电极结构可以形成在电介质层上。 因此,电容器可以具有高电容和改善的电特性。