Systems and methods of decoding error correction code of a memory device with dynamic bit error estimation

    公开(公告)号:US12009840B2

    公开(公告)日:2024-06-11

    申请号:US17569007

    申请日:2022-01-05

    摘要: A method, of decoding error correction code of a memory device with dynamic bit error estimation, can include generating at least one metric corresponding to one or more syndromes associated with a code word, the code word comprising an error correction code of a memory device, decoding the code word by a first decoder integrated with the memory device, in response to a determination that the metric satisfies a threshold associated with the syndromes, the first decoder having a first execution property, and decoding the code word by a second decoder integrated with the memory device, in response to a determination that the metric does not satisfy the threshold associated with the syndromes, the second decoder having a second execution property distinct from the first execution property, or in response to a determination that the metric satisfies the threshold associated with the syndromes, and in response to a determination to perform further decoding.

    SYSTEMS AND METHODS OF DECODING ERROR CORRECTION CODE OF A MEMORY DEVICE WITH DYNAMIC BIT ERROR ESTIMATION

    公开(公告)号:US20230216526A1

    公开(公告)日:2023-07-06

    申请号:US17569007

    申请日:2022-01-05

    IPC分类号: H03M13/43 H03M13/15 H03M13/01

    摘要: A method, of decoding error correction code of a memory device with dynamic bit error estimation, can include generating at least one metric corresponding to one or more syndromes associated with a code word, the code word comprising an error correction code of a memory device, decoding the code word by a first decoder integrated with the memory device, in response to a determination that the metric satisfies a threshold associated with the syndromes, the first decoder having a first execution property, and decoding the code word by a second decoder integrated with the memory device, in response to a determination that the metric does not satisfy the threshold associated with the syndromes, the second decoder having a second execution property distinct from the first execution property, or in response to a determination that the metric satisfies the threshold associated with the syndromes, and in response to a determination to perform further decoding.

    EFFICIENT SOFT DECODING OF ERROR CORRECTION CODE VIA EXTRINSIC BIT INFORMATION

    公开(公告)号:US20240312552A1

    公开(公告)日:2024-09-19

    申请号:US18185198

    申请日:2023-03-16

    IPC分类号: G11C29/52 G11C29/02

    摘要: Aspects of this technical solution can include selecting a plurality of memory locations at a memory device, the memory locations corresponding to a first page including a first plurality of bits and a second page including a second plurality of bits, modifying, based on the first plurality of bits and the second plurality of bits, a first voltage threshold corresponding to an estimated read voltage for the first plurality of bits, allocating, to a voltage range bounded by the first voltage threshold, a log-likelihood ratio (LLR), and decoding, based on the LLR corresponding to the voltage range, the first plurality of bits.

    Deep neural network implementation for soft decoding of BCH code

    公开(公告)号:US12050514B1

    公开(公告)日:2024-07-30

    申请号:US18184872

    申请日:2023-03-16

    IPC分类号: G06F11/10 H03M13/15

    CPC分类号: G06F11/1068 H03M13/152

    摘要: Systems, methods, non-transitory computer-readable media to perform operations associated with the storage medium. One system includes a storage medium and an encoding/decoding (ED) system to perform operations associated with the storage medium, the ED system being configured to process a set of log-likelihood ratios (LLRs) and a syndrome vector to obtain a set of confidence values for each bit of a codeword, estimate an error vector based on selecting one or more bit locations with confidence values from the set of confidence values above threshold value and applying hard decision decoding to the selected one or more bit locations, calculate a sum LLR score for the estimated error vector, and output a decoded codeword based on the estimated error vector and the sum LLR score.

    Clustering for read thresholds history table compression in NAND storage systems

    公开(公告)号:US11790984B1

    公开(公告)日:2023-10-17

    申请号:US17703199

    申请日:2022-03-24

    摘要: A flash memory system may include a flash memory and a circuit for performing operations on the flash memory. The circuit may be configured to obtain reference voltages from one or more read samples, and a plurality of sets of reference voltages. The circuit may be configured to obtain a plurality of distances, each being a distance between a point corresponding to the obtained reference voltages and a point corresponding to a respective set of reference voltages. The circuit may be configured to determine a first set of reference voltages such that a distance between the point corresponding to the obtained reference voltages and a point corresponding to the first set of reference voltage is a minimum distance of the plurality of distances. The circuit may be configured to perform read operations on locations of the flash memory with the first set of reference voltages.

    HARD DECODING METHODS IN DATA STORAGE DEVICES

    公开(公告)号:US20230085730A1

    公开(公告)日:2023-03-23

    申请号:US18070056

    申请日:2022-11-28

    IPC分类号: G06F11/10 H03M13/11 H03M13/29

    摘要: Various implementations described herein relate to systems and methods for decoding data stored in a non-volatile storage device, including determining error candidates and determining whether at least one first error candidate from the error candidates is found based on two of the component codes agreeing on a same error candidate. In addition, whether at least one second error candidate is found based on two of the component codes agreeing on a same error candidate is determined in response to implementing a suggested correction at one of the error candidates. Errors in the data are corrected based on at least one of whether the at least one first error candidate is found or whether the at least one second error candidate is found.

    METHOD AND SYSTEM FOR ERROR CORRECTION IN MEMORY DEVICES USING IRREGULAR ERROR CORRECTION CODE COMPONENTS

    公开(公告)号:US20230336190A1

    公开(公告)日:2023-10-19

    申请号:US18341041

    申请日:2023-06-26

    IPC分类号: H03M13/29 H03M13/11

    CPC分类号: H03M13/118 H03M13/2909

    摘要: Example implementations include a method of optimizing irregular error correction code components in memory devices, a method including obtaining one or more code rate parameters including a payload size parameter, a group size parameter, and a redundancy parameter generating a first number of first code component blocks associated with a first error correction capability, and a second number of code component blocks associated with a second error correction capability aligning the first code component blocks and the second code component blocks to the group size parameter aligning the first code component blocks and the second code component blocks to a code component length constraint, and generating, in accordance with an optimization metric based on the first error correction capability and the second error correction capability, first optimized code components based on the first code component blocks and second optimized code components based on the second code component blocks.

    SOFT ERROR DETECTION AND CORRECTION FOR DATA STORAGE DEVICES

    公开(公告)号:US20230305925A1

    公开(公告)日:2023-09-28

    申请号:US18325370

    申请日:2023-05-30

    IPC分类号: G06F11/10 H03M13/29

    摘要: Various implementations described herein relate to systems and methods for detecting soft errors, including but not limited to, errors introduced after reading a codeword from a non-volatile memory, and before providing data to a host. Embodiments can include decoding the codeword from the non-volatile memory to obtain at least input data, and determining validity of the input data using a first signature after processing the input data through a data path. If it is determined that the input data is valid using the first signature, the input data is sent to a host.