-
公开(公告)号:US11079644B2
公开(公告)日:2021-08-03
申请号:US17131351
申请日:2020-12-22
发明人: Junichi Morinaga
IPC分类号: G02F1/1368 , G02F1/1343 , G02F1/1333 , G02F1/1362 , G02F1/1339 , G09G3/36
摘要: An active matrix substrate of a liquid crystal display device includes a first substrate, a light blocking layer, a lower insulating layer, a pixel TFT, a source wiring line, a pixel electrode, and a common electrode. The pixel TFT includes an oxide semiconductor layer. The oxide semiconductor layer includes a channel region, and first and second low-resistive regions. The source wiring line is located between the main surface of the first substrate and the lower insulating layer, and is formed from a conductive film the same as the light blocking layer. The pixel electrode is formed from an oxide film the same as the oxide semiconductor layer, and is continuous with the second low-resistive region. The active matrix substrate further includes a connection electrode that is formed from a transparent conductive film the same as the common electrode and connects the source wiring line to the first low-resistive region.
-
公开(公告)号:US10962824B2
公开(公告)日:2021-03-30
申请号:US16191976
申请日:2018-11-15
IPC分类号: G02B5/20 , G02F1/1335 , G03F7/00
摘要: A color filter substrate includes a light transmissive substrate, a light blocking layer, a light transmissive layer, and a color layer. The light blocking layer is formed on the light transmissive substrate. The light transmissive layer is formed along an edge of the light blocking layer on the light transmissive substrate. The color layer passes rays of visible light and is tinted a predefined color so that the rays passing therethrough exhibit a predefined color. The color layer includes a section disposed on a top surface of the light transmissive substrate in a blank area and an edge section extending from the section in the blank area over the light transmissive layer and a section of the light blocking layer. A thickness of a section of the light transmissive layer on a blank area side is less than a thickness of the light blocking layer.
-
3.
公开(公告)号:US10725326B2
公开(公告)日:2020-07-28
申请号:US16571326
申请日:2019-09-16
发明人: Hikaru Yoshino , Junichi Morinaga
IPC分类号: G02F1/1333 , G09G3/36 , G02F1/136 , G06F3/041 , G06F3/044
摘要: An active matrix substrate includes: a TFT being disposed on each of a plurality of pixel regions and including an oxide semiconductor layer; an interlayer insulating layer covering the TFT; and a plurality of pixel electrodes, a common electrode including a plurality of common electrode subportions, and a plurality of first wiring lines which are disposed on the interlayer insulating layer. Source and drain electrodes of the TFT are disposed on the oxide semiconductor layer via an upper insulating layer; the source electrode and the drain electrode are electrically connected to the oxide semiconductor layer within, respectively, a source-side aperture and a drain-side aperture which are made in the upper insulating layer; the active matrix substrate further includes a first contact portion which connects the drain electrode with one of the pixel electrodes and a second contact portion which connects one of the common electrode subportions with one of the first wiring lines; and, when viewed from a normal direction of a principal face of the substrate, the first contact portion at least partially overlaps the drain-side aperture, and the second contact portion at least partially overlaps the source-side aperture of the TFT that is disposed in one of the plurality of pixel regions.
-
公开(公告)号:US09523900B2
公开(公告)日:2016-12-20
申请号:US14415189
申请日:2013-07-17
IPC分类号: G02F1/1362 , G02F1/1343 , G02F1/1335 , G02F1/1339 , G02F1/1368 , G02F1/1333 , G02F1/1337
CPC分类号: G02F1/136286 , G02F1/133345 , G02F1/133512 , G02F1/133514 , G02F1/1337 , G02F1/133784 , G02F1/13394 , G02F1/134336 , G02F1/136213 , G02F1/136227 , G02F1/1368 , G02F2201/40 , G02F2201/52
摘要: A liquid crystal display device includes a first substrate, a second substrate, a liquid crystal layer, and a columnar spacer. The first substrate includes a pixel electrode, a TFT, and an interlayer insulating layer. The second substrate includes first, second and third color filters arranged in a delta arrangement. Each pixel has a substantially polygonal shape with n vertices (where n is an integer and n≧8) or a substantially circular shape. The TFT and the columnar spacer are arranged in a first tricolor boundary region. A contact hole cut through the interlayer insulating layer is arranged in a second tricolor boundary region. Two of three pixels that define the first tricolor boundary region also define the second tricolor boundary region, but the remaining pixel is arranged at a different location.
摘要翻译: 液晶显示装置包括第一基板,第二基板,液晶层和柱状间隔件。 第一基板包括像素电极,TFT和层间绝缘层。 第二基板包括以三角形排列布置的第一,第二和第三滤色器。 每个像素具有大致多边形形状,其中n个顶点(其中n是整数,n≥8)或大致圆形。 TFT和柱状间隔物布置在第一三色边界区域中。 穿过层间绝缘层的接触孔布置在第二三色边界区域中。 限定第一三色边界区域的三个像素中的两个也限定第二三色边界区域,但是剩余像素被布置在不同的位置。
-
公开(公告)号:US11307701B2
公开(公告)日:2022-04-19
申请号:US17183410
申请日:2021-02-24
发明人: Junichi Morinaga
摘要: A display device including a position input function, includes a pixel electrode; an image wire that is disposed adjacent to the pixel electrode and supplies an image signal to the pixel electrode; a plurality of position detection wires that are arranged side by side on at least one side of the image wire; and a plurality of position detection electrodes that are connected to the plurality of position detection wires, form a capacitance with a position input body performing position input, detect an input position by the position input body, and include an opening portion which overlaps with the plurality of position detection wires arranged on the at least one side of the image wire and is formed in a range straddling the plurality of position detection wires.
-
公开(公告)号:US10978529B2
公开(公告)日:2021-04-13
申请号:US16571322
申请日:2019-09-16
发明人: Junichi Morinaga , Hikaru Yoshino
IPC分类号: H01L27/32 , H01L27/12 , G02F1/1362 , G02F1/1343 , G02F1/1333 , H01L51/56
摘要: An active matrix substrate includes a first TFT of a peripheral circuit and a second TFT arranged in each pixel, wherein: the first TFT is a top gate or double gate TFT that includes an upper gate electrode on a portion of a first oxide semiconductor layer with a gate insulating layer interposed therebetween; the second TFT is a bottom gate TFT that includes a second lower gate electrode arranged on the substrate side of a second oxide semiconductor layer with a lower insulating layer interposed therebetween and includes no gate electrode on the second oxide semiconductor layer; the second TFT including: an island-shaped insulator layer that is arranged on a portion of the second oxide semiconductor layer so as to overlap with at least a portion of the second lower gate electrode, as seen from a direction normal to the substrate; an upper insulating layer that is arranged on the second oxide semiconductor layer and the island-shaped insulator layer; and a source electrode that is arranged on the upper insulating layer, wherein: a portion of the second oxide semiconductor layer that does not overlap with the island-shaped insulator layer is a low resistance region that has a lower specific resistance than a portion thereof that overlaps with the island-shaped insulator layer; and in an intersection between a source bus line and a gate bus line, the lower insulating layer and the upper insulating layer are located between these bus lines.
-
公开(公告)号:US10895787B2
公开(公告)日:2021-01-19
申请号:US16248348
申请日:2019-01-15
发明人: Shingo Kamitani , Junichi Morinaga
IPC分类号: G02F1/1343 , G02F1/1335 , G02F1/1368 , G02F1/1362 , G02F1/1339 , G02F1/1337
摘要: A liquid crystal panel includes an array substrate, a counter substrate, and a liquid crystal layer therebetween. The counter substrate includes a sub-pixel in-between light blocking section extending in a grid and surrounding the sub pixels, a first projection projecting from the counter substrate toward the array substrate and having a projecting end that is contacted with a part of the array substrate to define a distance between the substrates, and second projections projecting from the counter substrate toward the array substrate and having projecting ends that are spaced from the array substrate. The first projection and the second projections overlap the sub-pixel in-between light blocking section. A distance between a center line of a width dimension of the sub-pixel in-between light blocking section and a center of each second projection is smaller than a distance between the center line and a center of the first projection.
-
公开(公告)号:US10747041B2
公开(公告)日:2020-08-18
申请号:US16483771
申请日:2018-02-08
发明人: Junichi Morinaga
IPC分类号: G02F1/1333 , G06F3/044
摘要: A display device with a position input function includes pixel electrodes, signal lines, a common electrode, a position detection electrode, and position detection lines. The signal lines are disposed adjacent to the pixel electrodes. The common electrode is disposed to overlap the pixel electrodes via an insulating film. The position detection lines are connected to the one position detection electrode via a contact hole formed in the insulating film that is disposed between the common electrode and the position detection lines. Each of the position detection lines is disposed between the signal line and the pixel electrode such that two of the position detection lines sandwich the pixel electrodes and the signal lines. An interval between two of the signal lines that sandwich the pixel electrodes and the position detection lines is larger than an interval between two of the signal lines that sandwich the pixel electrodes.
-
公开(公告)号:US10598993B2
公开(公告)日:2020-03-24
申请号:US16317163
申请日:2017-07-10
IPC分类号: G02F1/1345
摘要: Provided is a technique of suppressing display defects such as flicker, without limiting the arrangement of data lines, in a liquid crystal display device having a display area in a non-rectangular shape. A liquid crystal display device includes an active matrix substrate 10, a counter substrate, and a liquid crystal layer. The active matrix substrate 10 includes a plurality of gate lines 11, and a plurality of data lines 12. In each of pixels defined by the gate lines 11 and the data lines 12, a pixel electrode 14 is arranged, and in a display area R, common electrodes 15 are provided. Outside the display area R, capacitance-generating parts C that generate capacitances between some gate lines 11 among the plurality of gate lines 11 and the common electrode are provided. The some gate lines 11 have lengths smaller than the gate lines having the maximum length, and intersect with some data lines 12 among the plurality of data lines 12. The capacitance-generating parts C are provided in such a manner that at least one capacitance-generating part C is provided with respect to one of the some gate lines 11.
-
公开(公告)号:US20150062523A1
公开(公告)日:2015-03-05
申请号:US14394852
申请日:2013-03-15
IPC分类号: G02F1/1362
CPC分类号: G02F1/136286 , G02F1/136213 , G02F1/136227
摘要: A TFT substrate (10) includes a substrate (10a); a TFT (11) supported by the substrate; a scanning line (12); a signal line (13); a first interlayer insulating layer (15) provided so as to cover the TFT; a pixel electrode (16) electrically connected to a drain electrode (11d) of the TFT; and a transparent storage capacitor electrode (17) provided so as to overlap at least a part of the pixel electrode. At least the first interlayer insulating layer has a contact hole (CH) formed therein through which the pixel electrode is electrically connected to the drain electrode. The scanning line includes a first area (R1) in which the scanning line is branched into two branched lines (12a). The contact hole is located between the two branched lines.
摘要翻译: TFT基板(10)包括基板(10a); 由所述基板支撑的TFT(11) 扫描线(12); 信号线(13); 设置为覆盖TFT的第一层间绝缘层(15); 电连接到TFT的漏电极(11d)的像素电极(16) 和设置成与像素电极的至少一部分重叠的透明保持电容电极(17)。 至少第一层间绝缘层具有在其中形成的接触孔(CH),像素电极通过该接触孔电连接到漏电极。 扫描线包括其中扫描线分支成两条分支线(12a)的第一区域(R1)。 接触孔位于两根分支线之间。
-
-
-
-
-
-
-
-
-