Abstract:
A node includes a first port configured to be selectively blocked and unblocked; a second port configured to be selectively blocked and unblocked; a forwarder between the first port and the second port; a management channel between the first port and the second port, wherein the selective blocking and unblocking of the first port and the second port is based on the management channel; and a data channel between the first port and the second port, wherein the data channel utilizes an arbitrary service identifier. A method can include operating a ring with Ring Protection Switching comprising a forwarding mechanism and a blocking mechanism that are independent and decoupled entities therebetween, wherein the ring includes a management channel and a data channel that each utilize an arbitrary service identifier.
Abstract:
A node includes a first port configured to be selectively blocked and unblocked; a second port configured to be selectively blocked and unblocked; a forwarder between the first port and the second port; a management channel between the first port and the second port, wherein the selective blocking and unblocking of the first port and the second port is based on the management channel; and a data channel between the first port and the second port, wherein the data channel utilizes an arbitrary service identifier. A method can include operating a ring with Ring Protection Switching comprising a forwarding mechanism and a blocking mechanism that are independent and decoupled entities therebetween, wherein the ring includes a management channel and a data channel that each utilize an arbitrary service identifier.
Abstract:
Disclosed are an apparatus and a method for mapping an SDH signal and other 40-Gbps client signals through a single data path. The mapping apparatus supports both a justification byte mapping scheme and a sigma-delta distribution mapping scheme and implements a single data path. Accordingly, power consumption may be reduced by changing each mapping mode in a hitless manner or minimizing logic capacity according to a mapping mode used in the mapping apparatus.
Abstract:
A circuit capable of processing signals of different signal types is provided for identifying the signal type by the signal type setting from an administrator or by the implementation of the optical module, thereby selecting a signal processor to be used. An OTN frame standardized by ITU is used in a fixed manner independent of the signal type to be accommodated, while a corresponding SDH/SONET frame standardized by ITU is used for signal accommodation.
Abstract:
A circuit capable of processing signals of different signal types is provided for identifying the signal type by the signal type setting from an administrator or by the implementation of the optical module, thereby selecting a signal processor to be used. An OTN frame standardized by ITU is used in a fixed manner independent of the signal type to be accommodated, while a corresponding SDH/SONET frame standardized by ITU is used for signal accommodation.
Abstract:
The invention includes a method and apparatus for synchronously switching at least one plesiochronous signal within a network element. Specifically, a method according to one embodiment of the invention includes receiving the at least one plesiochronous signal, and mapping the at least one plesiochronous signal into at least one synchronous signal. The at least one synchronous signal includes at least one virtually-concatenated signal, where each of the at least one virtually-concatenated signal includes a plurality of sub-signals, and each of the sub-signals is adapted for being synchronously switched within the network element.
Abstract:
A transmission device includes: a signal receiving part configured to receive a time division multiplexing signal in which a plurality of packets are stored; a separating part configured to separate the plurality of packets from the time division multiplexing signal; an assigning part configured to assign an identifier corresponding to a stored position in the time division multiplexing signal to each of the plurality of packets; and a packet transmitting part configured to transmit at least two packets having different identifiers out of the plurality of packets through a common transmission path.
Abstract:
A data processing device includes: a FIFO buffer; a write circuit writing data in the buffer according to a write clock signal; a read circuit reading data from the buffer according to a read clock signal, a PLL circuit conducting a phase synchronization processing of the read clock signal based on a phase difference between the write and read clock signals and outputting a notification signal when the phase difference becomes within a predetermined range; a write control circuit controlling a timing when the write circuit starts writing based on the notification signal; a read control circuit comparing an address in which data is written and a reference address and controlling a timing when the read circuit starts reading based on a comparison result; and a correction circuit correcting the reference address with a value corresponding to the phase difference obtained when the notification signal has been output.
Abstract:
The invention relates to data networks, and in particular relates to a method and apparatus for forming and processing data units to enable the transfer of clock quality information in data networks. A method of forming a higher order data unit, comprising payload data and overhead data, from a plurality of lower order data units, is disclosed. The payload of the higher order data unit is formed by combining the plurality of lower order data units. The overhead data of the higher order data unit includes clock quality information relating to clocks associated with the plurality of lower order data units. Embodiments provide a way of transporting clock quality information relating to clocks associated with a number of lower order data units within a single higher order data unit, and enables intermediate networks easily to access the clock quality information.
Abstract:
A transmission apparatus includes: a data signal processor to add first data of a control signal to a data signal received, and transmit the data signal; a first signal output module to output second data of the control signal; an update controller to control an update of a function included in the first signal output module; and a second signal output module, when receiving a notice of an instruction for updating the function from the update controller, to output the first data that is the second data held therein when the notice thereof is received, wherein the second signal output module, when receiving a notice of a completion for updating the function from the update controller, outputs the first data that is the second data received from the first signal output module updated by the update controller.