发明公开
- 专利标题: Dual priority switching apparatus for simplex networks
- 专利标题(中): 双重优先切换设备,用于SIMPLEX网络
-
申请号: EP92103746.1申请日: 1992-03-05
-
公开(公告)号: EP0505779A3公开(公告)日: 1993-11-03
- 发明人: Olnowich, Howard Thomas , Barker, Thomas Norman , Kogge, Peter Michael , Vandling III, Gilbert Clyde
- 申请人: International Business Machines Corporation
- 申请人地址: Old Orchard Road Armonk, N.Y. 10504 US
- 专利权人: International Business Machines Corporation
- 当前专利权人: International Business Machines Corporation
- 当前专利权人地址: Old Orchard Road Armonk, N.Y. 10504 US
- 代理机构: Schäfer, Wolfgang, Dipl.-Ing.
- 优先权: US677543 19910329; US800652 19911127
- 主分类号: G06F15/16
- IPC分类号: G06F15/16 ; H04L12/56
摘要:
Disclosed is an implementation of a high priority path that is in addition to the normal low priority path through a multi-stage switching network. The high priority path is established at the quickest possible speed because the high priority command is stored at the switch stage involved and made on a priority basis as soon as output port required becomes available. In addition, a positive feedback is given to the node establishing the connection immediately upon the making of the connection so that it may proceed at the earliest possible moment. The high priority path is capable of processing multiple high priority pending requests, and resolving the high priority contention using a snapshot register which implements a rotating priority such that no one requesting device can ever be locked out or experience data starvation. A dual priority switching apparatus with input port connections to output port connections uses an asynchronous means to resolve contention under low priority and the absence of blockage conditions, and switches automatically to a priority driven synchronous means of resolving contention under the presence of blockage and high priority conditions. The disclosed improvement to the ALL-NODE (Asynchronous, Low Latency inter-NODE) Switch permits contention to be detected and resolved on chip in either a low or high priority mode, and yet the logic implementation is extremely simple and low in gate count, so the switch design is never gate limited. The protocol requires several parallel data lines plus four control lines so that the switching apparatus can used for networks having a plurality of nodes, each node having a plurality of input and output ports, with a a multiplexer control circuit for each output port for connecting any of I inputs to any of Z outputs, where I and Z can assume any unique value greater or equal to two, and a different priority level is assigned to a function. The switch has a single physical network path element over which either a low priority or high priority path can be established.
公开/授权文献
- EP0505779A2 Dual priority switching apparatus for simplex networks 公开/授权日:1992-09-30
信息查询