A cache enabling architecture in which a storage reading and/or writing device (2), a caching processor (5) and a mass writing and reading device (3) are each connected to a data bus (1). The storage reading and/or writing device exchanges information directly with the caching processor over the data bus. The caching uses the mass writing and reading device as cache memory.