发明公开
EP1873819A1 FLIP CHIP MOUNTING METHOD AND BUMP FORMING METHOD
审中-公开
FL EN EN EN EN EN EN EN EN EN EN EN EN EN EN EN EN EN EN EN EN
- 专利标题: FLIP CHIP MOUNTING METHOD AND BUMP FORMING METHOD
- 专利标题(中): FL EN EN EN EN EN EN EN EN EN EN EN EN EN EN EN EN EN EN EN EN
-
申请号: EP06745367.0申请日: 2006-03-16
-
公开(公告)号: EP1873819A1公开(公告)日: 2008-01-02
- 发明人: KITAE, Takashi c/o Matsushita Electric Industrial Co., Ltd. , NAKATANI, Seiichi c/o Matsushita Electric Industrial Co., Ltd. , KARASHIMA, Seiji c/o Matsushita Electric Industrial Co., Ltd. , YAMASHITA, Yoshihisa c/o Matsushita Electric Industrial Co., Ltd. , ICHIRYU, Takashi c/o Matsushita Electric Industrial Co., Ltd.
- 申请人: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
- 申请人地址: 1006, Oaza Kadoma, Kadoma-shi, Osaka 571-8501 JP
- 专利权人: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
- 当前专利权人: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
- 当前专利权人地址: 1006, Oaza Kadoma, Kadoma-shi, Osaka 571-8501 JP
- 代理机构: Ehlers, Jochen
- 优先权: JP2005109645 20050406
- 国际公布: WO2006109407 20061019
- 主分类号: H01L21/60
- IPC分类号: H01L21/60 ; H05K3/34
摘要:
The invention involves mounting a solder resin composition (6) including a solder powder (5a) and a resin (4) on the first electronic component (2); arranging such that the connecting terminals (3) of the first electronic component (2) and the electrode terminals (7) of the second electronic component (8) are facing each other; ejecting a gas (9a) from a gas generation source (1) included in the first electronic component (2) by heating the first electronic component (2) and the solder resin composition; and inducing the flow of the solder powder (5a) in the solder resin composition (6) by inducing convection of the gas (9a) in the solder resin composition (6), and electrically connecting the connecting terminals (3) and the electrode terminals (7) by self-assembly on the connecting terminals (3) and the electrode terminals (7). Through this are provided a flip chip packaging method that enables connecting, with high connection reliability, electrode terminals of a semiconductor chip wired with narrow pitch and connecting terminals of a circuit board, and a bump formation method for packaging on a circuit board.
信息查询
IPC分类: