POWER REDUCTION IN THYRISTOR RANDOM ACCESS MEMORY
摘要:
A volatile memory array using vertical thyristors is disclosed together with methods of reducing power consumption in such arrays.
信息查询
0/0