An integrated circuit to access a memory associated with a fluid ejection device includes a plurality of memory cells, an address decoder, activation logic, and configuration logic. The address decoder selects memory cells in response to an address. The activation logic activates selected memory cells based on a data signal and a fire signal. The configuration logic enables or disables access to the plurality of memory cells.