- 专利标题: Phase, amplitude and gate-bias optimizer for Doherty amplifier
-
申请号: US15218539申请日: 2016-07-25
-
公开(公告)号: US10103690B2公开(公告)日: 2018-10-16
- 发明人: Naveen Yanduru , Chris Stephens , Jean-Marc Mourant , Chuying Mao
- 申请人: Naveen Yanduru , Chris Stephens , Jean-Marc Mourant , Chuying Mao
- 申请人地址: US CA San Jose
- 专利权人: INTEGRATED DEVICE TECHNOLOGY, INC.
- 当前专利权人: INTEGRATED DEVICE TECHNOLOGY, INC.
- 当前专利权人地址: US CA San Jose
- 代理商 Tracy Parris
- 主分类号: H03F1/02
- IPC分类号: H03F1/02 ; H03F3/213 ; H03F1/30 ; H03F3/195
摘要:
Systems, methods and instrumentalities are disclosed for Doherty amplifier optimization. Amplifier configurability and control therefore may be integrated. Amplitude alignment, phase alignment, amplifier gate biasing, driver gate biasing and temperature compensation for N paths in Doherty configurations may be integrated, for example, using a programmable LUT storing control bit patterns. Configurability may comprise reconfigurability between asymmetric power split ratios, between symmetric and asymmetric relationships and between classic and inverted phase relationships, permitting path reconfigurability for higher or lower power and leading or lagging phase. Multiple versions providing more or less configurability and/or control range with more or less insertion loss, such as design and production versions, may be pin compatible, e.g., to reduce time and expense for R&D and production transition. Integration of configurability and/or control may reduce complexity in design, development, control, optimization, production and application, e.g., by eliminating interfaces, mismatches or excessive capacitance between discrete chips.
公开/授权文献
信息查询
IPC分类: