Invention Grant
- Patent Title: Bias voltage generator for n-channel based linear regulator
-
Application No.: US15072059Application Date: 2016-03-16
-
Publication No.: US10243443B2Publication Date: 2019-03-26
- Inventor: Jun Zhao , Brandon Day
- Applicant: Analog Devices, Inc.
- Applicant Address: US MA Norwood
- Assignee: Analog Devices, Inc.
- Current Assignee: Analog Devices, Inc.
- Current Assignee Address: US MA Norwood
- Agency: Schwegman Lundberg & Woessner, P.A.
- Main IPC: H02M1/00
- IPC: H02M1/00 ; G05F1/10 ; H02M3/156 ; H02M1/088 ; G05F1/56 ; G05F1/563 ; H03F1/02 ; H02M3/155

Abstract:
Apparatus and methods for a bias supply circuit to support power supply including a switched-mode voltage converter cascaded with an n-channel-based linear regulator are provided. In an example, a cascaded power supply system can include a switched-mode DC-to-DC power converter, including an input voltage node, a first stage output voltage node, and a bootstrapped floating bias voltage node, and a linear regulator circuit. The linear regulator circuit can include an n-channel field-effect transistor (NFET) pass transistor, including a drain terminal coupled to the first stage output voltage node, a gate terminal, and a source terminal configured to provide a second-stage output voltage, and a gate driver circuit, including a driver output coupled to the gate terminal of the NFET pass transistor, and a high side supply node configured to receive a bias voltage generated from the bootstrapped floating bias voltage node.
Public/Granted literature
- US20170271972A1 BIAS VOLTAGE GENERATOR FOR N-CHANNEL BASED LINEAR REGULATOR Public/Granted day:2017-09-21
Information query