Invention Grant
- Patent Title: Semiconductor device
-
Application No.: US15727400Application Date: 2017-10-06
-
Publication No.: US10249708B2Publication Date: 2019-04-02
- Inventor: Kosuke Yoshida , Tetsuya Nitta , Atsushi Sakai
- Applicant: Renesas Electronics Corporation
- Applicant Address: JP Tokyo
- Assignee: RENESAS ELECTRONICS CORPORATION
- Current Assignee: RENESAS ELECTRONICS CORPORATION
- Current Assignee Address: JP Tokyo
- Agency: Shapiro, Gabor and Rosenberger, PLLC
- Main IPC: H01L29/06
- IPC: H01L29/06 ; H01L29/78 ; H01L29/10 ; H01L29/739
Abstract:
In a semiconductor device, a p+ back gate region (PBG) is arranged in a main surface (S1) between first and second portions (P1, P2) of an n+ source region (SR), and arranged on a side closer to an n+ drain region (DR) with respect to the n+ source region (SR). Thereby, a semiconductor device having a high on-state breakdown voltage can be obtained.
Public/Granted literature
- US20180033855A1 SEMICONDUCTOR DEVICE Public/Granted day:2018-02-01
Information query
IPC分类:
