Invention Grant
- Patent Title: ESD protection for 2.5D/3D integrated circuit systems
-
Application No.: US14961940Application Date: 2015-12-08
-
Publication No.: US10262989B2Publication Date: 2019-04-16
- Inventor: Chia-Hui Chen , Fang-Tsun Chu
- Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
- Applicant Address: TW Hsin-Chu
- Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.
- Current Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.
- Current Assignee Address: TW Hsin-Chu
- Agency: Duane Morris LLP
- Main IPC: H01L27/02
- IPC: H01L27/02 ; H01L23/552 ; H01L25/065 ; H01L23/498 ; H01L23/60 ; H01L23/62

Abstract:
An integrated circuit structure includes first and second integrated circuit devices disposed on a interposer. Each integrated circuit device has electrostatic discharge (ESD) protection circuitry therein connected to an internal ESD bus. The first and second integrated circuit devices communicate with one another through the interposer. The interposer includes an ESD bus electrically connected to the ESD busses of the first and second integrated circuit devices for providing cross-device ESD protection for the integrated circuit devices.
Public/Granted literature
- US20160093606A1 ESD PROTECTION FOR 2.5D/3D INTEGRATED CIRCUIT SYSTEMS Public/Granted day:2016-03-31
Information query
IPC分类: