Invention Grant
- Patent Title: Semiconductor module
-
Application No.: US15967233Application Date: 2018-04-30
-
Publication No.: US10276552B2Publication Date: 2019-04-30
- Inventor: Samuel Hartmann , Ulrich Schlapbach
- Applicant: ABB Schweiz AG
- Applicant Address: CH Baden
- Assignee: ABB Schweiz AG
- Current Assignee: ABB Schweiz AG
- Current Assignee Address: CH Baden
- Agency: Taft Stettinius & Hollister LLP
- Agent J. Bruce Schelkopf
- Priority: EP15192123 20151029
- Main IPC: H01L25/18
- IPC: H01L25/18 ; H01L25/07 ; H01L23/00 ; H01L23/498 ; H01L23/538

Abstract:
A semiconductor module, comprises a substrate plate; a semiconductor switch chip and a diode chip attached to a collector conductor on the substrate plate, wherein the diode chip is electrically connected antiparallel to the semiconductor switch chip; wherein the semiconductor switch chip is electrically connected via bond wires to an emitter conductor on the substrate plate providing a first emitter current path, which emitter conductor is arranged oppositely to the semiconductor switch chip with respect to the diode chip; wherein a gate electrode of the semiconductor switch chip is electrically connected via a bond wire to a gate conductor on the substrate plate providing a gate current path, which gate conductor is arranged oppositely to the semiconductor switch chip with respect to the diode chip; and wherein a protruding area of the emitter conductor runs besides the diode chip towards the first semiconductor switch chip and the first semiconductor switch chip is directly connected via a bond wire with the protruding area providing an additional emitter current path running at least partially along the gate current path. The semiconductor switch chip is a first semiconductor switch chip and the diode chip is a first diode chip, which are arranged in a first row. The semiconductor module comprises further a second row of a second semiconductor switch chip and a second diode chip attached to the collector conductor, wherein the diode chip of each row is electrically connected antiparallel to the semiconductor switch chip of the same row and the first and second rows are electrically connected in parallel. The first semiconductor switch chip is arranged besides the second diode chip and the second semiconductor chip is arranged besides the first diode chip.
Public/Granted literature
- US20180247923A1 SEMICONDUCTOR MODULE Public/Granted day:2018-08-30
Information query
IPC分类: