Predication methods for vector processors
Abstract:
A predication method for vector processors that minimizes the use of embedded predicate fields in most instructions by using separate condition code extensions. Dedicated predicate registers provide fine grain predication of vector instructions where each bit of a predicate register controls 8 bit of the vector data.
Public/Granted literature
Information query
Patent Agency Ranking
0/0