Invention Grant
- Patent Title: Demultiplexing circuit
-
Application No.: US15849930Application Date: 2017-12-21
-
Publication No.: US10348268B2Publication Date: 2019-07-09
- Inventor: Tetsuro Harada
- Applicant: Murata Manufacturing Co., Ltd.
- Applicant Address: JP Kyoto
- Assignee: MURATA MANUFACTURING CO., LTD.
- Current Assignee: MURATA MANUFACTURING CO., LTD.
- Current Assignee Address: JP Kyoto
- Agency: Pearne & Gordon LLP
- Priority: JP2015-126652 20150624
- Main IPC: H03H7/40
- IPC: H03H7/40 ; H04B1/50 ; H03H7/46 ; H04B1/00 ; H03H7/38

Abstract:
A demultiplexing circuit (10) includes a band switch (20) and a first communication band phase adjustment circuit (30). The band switch (20) includes a shared terminal (P20) connected to a shared connection end (110), a first selection target terminal (P21) connected to a second signal end (122), and a second selection target terminal (P22) connected to a third signal end (123). In the band switch (20), the first selection target terminal (P21) and the second selection target terminal (P22) are selectively connected to the shared terminal (P20) in response to the communication band to be transmitted. The first communication band phase adjustment circuit (30) is connected between a first signal end (121) and a predetermined position in a transmission path where the shared connection end (110) and the shared terminal (P20) are connected.
Public/Granted literature
- US20180167049A1 DEMULTIPLEXING CIRCUIT Public/Granted day:2018-06-14
Information query