Two dimensional shift array for image processor
Abstract:
An apparatus is described. The apparatus includes an execution lane array coupled to a two dimensional shift register array structure. Locations in the execution lane array are coupled to same locations in the two-dimensional shift register array structure such that different execution lanes have different dedicated registers.
Public/Granted literature
Information query
Patent Agency Ranking
0/0