- 专利标题: Memory devices and apparatus configured to apply positive voltage levels to data lines for memory cells selected for and inhibited from programming
-
申请号: US16035857申请日: 2018-07-16
-
公开(公告)号: US10438672B2公开(公告)日: 2019-10-08
- 发明人: Akira Goda , Yijie Zhao , Krishna Parat
- 申请人: MICRON TECHNOLOGY, INC.
- 申请人地址: US ID Boise
- 专利权人: Micron Technology, Inc.
- 当前专利权人: Micron Technology, Inc.
- 当前专利权人地址: US ID Boise
- 代理机构: Dicke, Billig & Czaja, PLLC
- 主分类号: G11C16/10
- IPC分类号: G11C16/10 ; G11C16/34 ; G11C16/04
摘要:
Memory devices including a controller configured to cause the memory device to apply a positive first voltage level to a first data line selectively connected to a first string of series-connected memory cells while applying a second voltage level, higher than the first voltage level, to a second data line selectively connected to a second string of series-connected memory cells; while applying the first voltage level to the first data line and applying the second voltage level to the second data line, applying a third voltage level to a particular access line coupled to a memory cell of a first string of series-connected memory cells selected for programming, wherein a differential between the third voltage level and the first voltage level is configured to increase a threshold voltage of the memory cell selected for programming, as well as other apparatus containing similar memory devices.
公开/授权文献
信息查询