Invention Grant
- Patent Title: Overlay error measuring device and computer program for causing computer to measure pattern
-
Application No.: US14413198Application Date: 2013-06-05
-
Publication No.: US10545017B2Publication Date: 2020-01-28
- Inventor: Satoru Yamaguchi , Kei Sakai , Osamu Inoue , Kazuyuki Hirao , Osamu Komuro
- Applicant: HITACHI HIGH-TECHNOLOGIES CORPORATION
- Applicant Address: JP Tokyo
- Assignee: HITACHI HIGH-TECHNOLOGIES CORPORATION
- Current Assignee: HITACHI HIGH-TECHNOLOGIES CORPORATION
- Current Assignee Address: JP Tokyo
- Agency: Volpe and Koenig, P.C.
- Priority: JP2012-152008 20120706
- International Application: PCT/JP2013/065526 WO 20130605
- International Announcement: WO2014/007017 WO 20140109
- Main IPC: G01B15/00
- IPC: G01B15/00 ; G03F7/20 ; H01J37/26 ; H01L21/66

Abstract:
The purpose of the present invention is to provide an overlay error measuring device which measures an overlay error with high accuracy even when a lower layer pattern is disposed under a thin film and a sufficient signal amount cannot be ensured. The present invention proposes an overlay error measuring device provided with an arithmetic processing unit for measuring a pattern formed on a sample on the basis of a signal waveform obtained by a charged particle beam device. The arithmetic processing unit finds a correlation with the signal waveform using a partial waveform obtained on the basis of partial extraction of the signal waveform, forms a correlation profile indicating the correlation, and measures an overlay error using the correlation profile.
Public/Granted literature
- US20150285627A1 OVERLAY ERROR MEASURING DEVICE AND COMPUTER PROGRAM FOR CAUSING COMPUTER TO MEASURE PATTERN Public/Granted day:2015-10-08
Information query