Method and apparatus for reducing coupling between word lines and control gate lines in a flash memory system
Abstract:
A method and apparatus are disclosed for reducing the coupling that otherwise can arise between word lines and control gate lines in a flash memory system due to parasitic capacitance and parasitic resistance. The flash memory system comprises an array of flash memory cells organized into rows and columns, where each row is coupled to a word line and a control gate line.
Information query
Patent Agency Ranking
0/0