- 专利标题: Duty cycle monitor circuit and method for duty cycle monitoring
-
申请号: US16591758申请日: 2019-10-03
-
公开(公告)号: US10700672B2公开(公告)日: 2020-06-30
- 发明人: Pierre Savary , Cristian Pavao Moreira , Matthis Bouchayer , Jean-Stephane Vigier
- 申请人: NXP USA, Inc.
- 申请人地址: US TX Austin
- 专利权人: NXP USA, Inc.
- 当前专利权人: NXP USA, Inc.
- 当前专利权人地址: US TX Austin
- 优先权: com.zzzhc.datahub.patent.etl.us.BibliographicData$PriorityClaim@b295974
- 主分类号: H03K3/017
- IPC分类号: H03K3/017 ; H03K5/04 ; H03K5/156 ; H03K7/08 ; H04B1/40
摘要:
An electronic system includes a clock generation circuit to generate a clock signal; and a duty cycle monitoring circuit, DTC, to monitor a duty cycle of the generated clock signal. The DTC includes a differential signal generator circuit to generate an inverted and a non-inverted representation of the generated clock signal. An averaging circuit averages the non-inverted representation and the inverted representation of the generated clock signal. A comparison circuit includes at least a first comparator to compare the averaged non-inverted representation of the generated clock signal with a second respective reference voltage threshold and a second comparator configured to compare the averaged inverted representation with a first respective reference voltage threshold. A reference voltage generation circuit provides the first respective reference voltage threshold associated with the averaged inverted representation of the generated clock signal and provides the second respective reference voltage threshold associated with the non-inverted representation of the generated clock signal. A summing circuit is sums outputs of the first and second comparators and outputs a monitored duty cycle of the generated clock signal.
公开/授权文献
信息查询
IPC分类: