Controlling dimensions of a negative capacitance layer of a gate stack of a field-effect transistor (FET) to increase power density
Abstract:
A Field-Effect Transistor (FET) with a negative capacitance layer to increase power density provides a negative capacitor connected in series with a conventional positive capacitor. The dimensions of the negative capacitor are controlled to allow the difference in capacitances between the negative capacitor and the positive capacitor to approach zero, which in turn provides a large total capacitance. The large total capacitance provides for increased power density.
Information query
Patent Agency Ranking
0/0