Scaling out architecture for DRAM-based processing unit (DPU)
Abstract:
A processor includes a plurality of memory units, each of the memory units including a plurality of memory cells, wherein each of the memory units is configurable to operate as memory, as a computation unit, or as a hybrid memory-computation unit.
Public/Granted literature
Information query
Patent Agency Ranking
0/0