Lazy increment for high frequency counters
Abstract:
A computing apparatus, including: a processor; a pointer to a counter memory location; and a lazy increment counter engine to: receive a stimulus to update the counter; and lazy increment the counter including issuing a weakly-ordered increment directive to the pointer.
Public/Granted literature
Information query
Patent Agency Ranking
0/0