- 专利标题: Calibration of residual errors using least-mean-squares (LMS) and stochastic-gradient methods for an analog-to-digital converter (ADC) with a pre-calibrated lookup table
-
申请号: US17140683申请日: 2021-01-04
-
公开(公告)号: US11146282B1公开(公告)日: 2021-10-12
- 发明人: Chi Fung Lok , Xiaoyong He , Zhi Jun Li
- 申请人: Caelus Technologies Limited
- 申请人地址: HK Hong Kong
- 专利权人: Caelus Technologies Limited
- 当前专利权人: Caelus Technologies Limited
- 当前专利权人地址: HK Hong Kong
- 代理机构: gPatent LLC
- 代理商 Stuart T. Auvinen
- 主分类号: H03M1/10
- IPC分类号: H03M1/10 ; H03M1/46 ; G06F7/544 ; H03M1/68
摘要:
A first calibration measures capacitor array mis-match and updates a Look-Up Table (LUT) with calibrated weights that are copied to both a positive LUT and a negative LUT, and then adjusted for non-linearity errors by a second calibration using a Least Mean-Square (LMS) method. The binary code in the Successive-Approximation Register (SAR) is complemented to generate a complement code with a sign bit. When the sign bit is positive, entries for complement code bits=1 are read from the positive LUT and summed, a first offset added, and the sum normalized to get a corrected code. When the sign bit is negative, entries for complement code bits=0 are read from the negative LUT and summed, a second offset added, and the sum normalized to get the corrected code. A Multi-Variable Stochastic Gradient Descent method generates polynomial coefficients that further correct the corrected code.
信息查询