Invention Grant
- Patent Title: Voltage multiplier circuit with a common bulk and configured for positive and negative voltage generation
-
Application No.: US17021013Application Date: 2020-09-15
-
Publication No.: US11183924B2Publication Date: 2021-11-23
- Inventor: Vikas Rana
- Applicant: STMicroelectronics International N.V.
- Applicant Address: NL Schiphol
- Assignee: STMicroelectronics International N.V.
- Current Assignee: STMicroelectronics International N.V.
- Current Assignee Address: NL Schiphol
- Agency: Crowe & Dunlevy
- Main IPC: H02M3/07
- IPC: H02M3/07 ; H03K19/096 ; G05F1/10

Abstract:
A voltage doubler circuit supports operation in both a positive voltage boosting mode to positively boost voltage from a first node to a second node and a negative voltage boosting mode to negatively boost voltage from the second node to the first node. The voltage doubler circuit is formed by transistors of a same conductivity type that share a common bulk that is not tied to a source of any of the voltage doubler circuit transistors. A bias generator circuit is coupled to receive a first voltage from the first node and second voltage from the second node. The bias generator circuit operates to apply a lower one of the first and second voltages to the common bulk.
Information query
IPC分类: