Parallelized rounding for decimal floating point to binary coded decimal conversion
Abstract:
A computer-implemented method includes: receiving, using a processor, a decimal floating point number; and using a floating point unit within the processor to convert the decimal floating point number into a binary coded decimal number, wherein the floating point unit starts a conversion loop subsequent to a rounding loop starting, wherein the rounding loop and the conversion loop run in parallel once started.
Information query
Patent Agency Ranking
0/0