According to one general aspect, an apparatus may include a graphical processing engine comprising a pipeline having a plurality of substantially sequential circuit stages, the pipeline comprising a front-end output logic circuit configured to substantially separate position information into a position information pipeline portion, and non-position information in a non-position information pipeline portion. Wherein the pipeline is configured to perform a multi-stage culling of data.