- 专利标题: Negative feedback system architecture and loop filter thereof
-
申请号: US16831031申请日: 2020-03-26
-
公开(公告)号: US11283414B2公开(公告)日: 2022-03-22
- 发明人: Che-Hung Lin , Yu-An Lee
- 申请人: REALTEK SEMICONDUCTOR CORP.
- 申请人地址: TW Hsinchu
- 专利权人: REALTEK SEMICONDUCTOR CORP.
- 当前专利权人: REALTEK SEMICONDUCTOR CORP.
- 当前专利权人地址: TW Hsinchu
- 代理机构: Birch, Stewart, Kolasch & Birch, LLP
- 优先权: TW109102319 20200121
- 主分类号: H03F3/38
- IPC分类号: H03F3/38 ; H03F1/34 ; H03F3/217 ; H03F3/45
摘要:
A negative feedback system architecture and a loop filter thereof are provided. The negative feedback system architecture includes a loop filter, a pulse width modulation circuit, and a driver. The loop filter includes a three-stage series integrator for receiving a signal and outputting the filtered signal. The loop filter has three in-bandwidth poles and at least two in-bandwidth zeros. The pulse width modulation circuit is electrically connected to the loop filter for receiving the filtered signal and modulating it into a pulse width modulation signal to output. The driver is electrically connected to the pulse width modulation circuit and the loop filter for receiving the pulse width modulation signal to generate an output signal to drive a load device, and the output signal is fed back to the loop filter.
公开/授权文献
信息查询
IPC分类: