Invention Grant
- Patent Title: Methods and apparatus for accelerating scan signal fall time to reduce display border width
-
Application No.: US16864241Application Date: 2020-05-01
-
Publication No.: US11348533B1Publication Date: 2022-05-31
- Inventor: Shinya Ono , Chin-Wei Lin , Gihoon Choo , Shiping Shen , Jie Won Ryu , Zino Lee , Hassan Edrees , Ting-Kuo Chang
- Applicant: Apple Inc.
- Applicant Address: US CA Cupertino
- Assignee: Apple Inc.
- Current Assignee: Apple Inc.
- Current Assignee Address: US CA Cupertino
- Agency: Treyz Law Group, P.C.
- Agent Jason Tsai
- Main IPC: G09G3/3266
- IPC: G09G3/3266

Abstract:
A display may include an array of pixels, where each pixel in the array includes an organic light-emitting diode coupled to associated thin-film transistors. The thin-film transistors may be controlled using at least first and second horizontal scan line signals. Loading different data values into any given row in the array may cause the scan line signals to exhibit varying rise/fall times, which results in horizontal crosstalk and luminance non-uniformity across the display. The rise and fall times of the second scan line signal are crucial, so the second scan line signal is driven by two separate scan line drivers formed on both sides of the display. Only the fall time of the first scan line signal is crucial, so the first scan line signal is driven by only one peripheral scan line driver and is coupled to an auxiliary pull-down circuit that is only activated during the pull-down transition.
Information query
IPC分类: