Invention Grant
- Patent Title: Parity interleaving apparatus for encoding variable-length signaling information and parity interleaving method using same
-
Application No.: US17021328Application Date: 2020-09-15
-
Publication No.: US11381256B2Publication Date: 2022-07-05
- Inventor: Sung-Ik Park , Sun-Hyoung Kwon , Jae-Young Lee , Heung-Mook Kim
- Applicant: Electronics and Telecommunications Research Institute
- Applicant Address: KR Daejeon
- Assignee: Electronics and Telecommunications Research Institute
- Current Assignee: Electronics and Telecommunications Research Institute
- Current Assignee Address: KR Daejeon
- Agency: NSIP Law
- Priority: KR10-2015-0028064 20150227,KR10-2016-0020854 20160222
- Main IPC: H03M13/15
- IPC: H03M13/15 ; H03M13/11 ; H03M13/27 ; H03M13/00 ; H03M13/25 ; H03M13/29
Abstract:
A parity interleaving apparatus and method for variable length signaling information are disclosed. A parity interleaving apparatus according to an embodiment of the present invention includes a processor configured to generate a parity bit string for parity puncturing by segmenting parity bits of an LDPC codeword whose length is 16200 and whose code rate is 3/15, into a plurality of groups, and group-wise interleaving the groups using an order of group-wise interleaving; and memory configured to provide the parity bit string for parity puncturing to a parity puncturing unit.
Information query
IPC分类:
