Methods and devices to generate gate induced drain leakage current sink or source path for switch FETs
Abstract:
Methods and devices to mitigate de-biasing caused by an undesired gate induced drain body leakage current in FET switch stacks are disclosed. The devices utilize diode stacks to generate discharge paths for the undesired current. The disclosed teachings are applicable to both shunt and series implementations of FET switch stacks.
Information query
Patent Agency Ranking
0/0