Invention Grant
- Patent Title: Systems and methods for dual standby modes in memory
-
Application No.: US17455292Application Date: 2021-11-17
-
Publication No.: US11626146B1Publication Date: 2023-04-11
- Inventor: Syed M. Alam
- Applicant: Everspin Technologies, Inc.
- Applicant Address: US AZ Chandler
- Assignee: Everspin Technologies, Inc.
- Current Assignee: Everspin Technologies, Inc.
- Current Assignee Address: US AZ Chandler
- Agency: Bookoff McAndrews, PLLC
- Main IPC: G11C7/10
- IPC: G11C7/10 ; G11C5/14

Abstract:
The present disclosure is drawn to, among other things, a method for accessing memory using dual standby modes, the method including receiving a first standby mode indication selecting a first standby mode from a first standby mode or a second standby mode, configuring a read bias system to provide a read bias voltage and a write bias system to provide approximately no voltage, or any voltage outside the necessary range for write operation, based on the first standby mode, receiving a second standby mode indication selecting the second standby mode, and configuring the read bias system to provide at least the read bias voltage and the write bias system to provide a write bias voltage based on the second standby mode, the read bias voltage being lower than the write bias voltage.
Public/Granted literature
- US11651802B1 Systems and methods for dual standby modes in memory Public/Granted day:2023-05-16
Information query