Host-resident translation layer validity check techniques
摘要:
Devices and techniques are disclosed herein for verifying host generated physical addresses at a memory device during a host-resident FTL mode of operation to ameliorate erroneous or potentially malicious access to the memory device.
公开/授权文献
信息查询
0/0