Invention Grant
- Patent Title: 3D TAP and scan port architectures
-
Application No.: US18094522Application Date: 2023-01-09
-
Publication No.: US11762014B2Publication Date: 2023-09-19
- Inventor: Lee D. Whetsel
- Applicant: TEXAS INSTRUMENTS INCORPORATED
- Applicant Address: US TX Dallas
- Assignee: Texas Instruments Incorporated
- Current Assignee: Texas Instruments Incorporated
- Current Assignee Address: US TX Dallas
- Agent Carl G. Peterson; Frank D. Cimino
- The original application number of the division: US17551406 2021.12.15
- Main IPC: G01R31/317
- IPC: G01R31/317 ; G01R31/3177 ; G01R31/3185 ; G01R31/3183 ; G01R31/28
Abstract:
This disclosure describes die test architectures that can be implemented in a first, middle and last die of a die stack. The die test architectures are mainly the same, but for the exceptions mentioned in this disclosure.
Public/Granted literature
- US20230160958A1 3D TAP & SCAN PORT ARCHITECTURES Public/Granted day:2023-05-25
Information query
