Processor that executes instruction that specifies instruction concatenation and atomicity
Abstract:
A processor includes a plurality of execution units. At least one of the execution units is configured to determine, based on a first field of a first instruction, a number of additional instructions to execute in conjunction with the first instruction and prior to execution of the first instruction. The at least one of the execution units is further configured to determine, based on a second field of the first instruction, a subset of the additional instructions to execute atomically.
Public/Granted literature
Information query
Patent Agency Ranking
0/0