Invention Grant
- Patent Title: Semiconductor device comprising transistor, load, and wiring configured to supply power supply potential to the load
-
Application No.: US17615780Application Date: 2020-05-22
-
Publication No.: US12283600B2Publication Date: 2025-04-22
- Inventor: Hitoshi Kunitake , Kazuki Tsuda
- Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
- Applicant Address: JP Atsugi
- Assignee: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
- Current Assignee: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
- Current Assignee Address: JP Atsugi
- Agency: Fish & Richardson P.C.
- Priority: JP2019-106637 20190607
- International Application: PCT/IB2020/054865 WO 20200522
- International Announcement: WO2020/245692 WO 20201210
- Main IPC: H01L27/14
- IPC: H01L27/14 ; H01L27/12 ; H01L29/786

Abstract:
Malfunctions of a circuit is prevented and the reliability of a semiconductor device using the circuit is improved. The semiconductor device includes a first transistor, a second transistor, a load, and a wiring having a function of supplying a power supply potential to the load. A semiconductor layer of the first transistor includes an oxide semiconductor. A semiconductor layer of the second transistor includes an oxide semiconductor. A source and a drain of the first transistor are electrically connected to the wiring. A first gate of the first transistor is supplied with a reference potential. A source and a drain of the second transistor are supplied with the reference potential. A first gate of the second transistor is electrically connected to the wiring. The semiconductor layer of the first transistor includes a region overlapping with the wiring. The semiconductor layer of the second transistor includes a region overlapping with the wiring.
Public/Granted literature
- US20220238560A1 SEMICONDUCTOR DEVICE Public/Granted day:2022-07-28
Information query
IPC分类: