A clock generation circuit (21) for a dual system radio frequency (RF) station, including: a digital synthesis circuit (20) clocked by a first clock signal for one RF system and adapted to generate an output having a base signal of a predetermined frequency; and filter means (31) for deriving a second clock signal for another RF system from a signal of said output, said signal having a frequency corresponding to the frequency of said second clock signal.