Invention Application
US20030015730A1 INTEGRATED IMPEDANCE MATCHING AND STABILITY NETWORK 失效
集成阻抗匹配和稳定性网络

INTEGRATED IMPEDANCE MATCHING AND STABILITY NETWORK
Abstract:
An integrated circuit for intermediate impedance matching and stabilization of high power devices is disclosed. High quality epitaxial layers of monocrystalline materials grown over monocrystalline substrates enables the formation of impedance matching and stability circuits to be placed on the same substrate as the active device. Additionally, by using the manifolds of the active to form plates of a capacitor, an impedance matching network of series inductance and shunt capacitor can be compactly fabricated for increasing the output impedance to intermediate levels. The manifolds of the active device are also used to form capacitors to provide stability to high power active devices.
Public/Granted literature
Information query
Patent Agency Ranking
0/0