发明申请
- 专利标题: Scanning-line selecting circuit and display device using the same
- 专利标题(中): 扫描线选择电路及使用其的显示装置
-
申请号: US11002212申请日: 2004-12-03
-
公开(公告)号: US20050174315A1公开(公告)日: 2005-08-11
- 发明人: Susumu Edo , Shinichi Komura , Shoichi Hirota , Nobuyuki Ishige
- 申请人: Susumu Edo , Shinichi Komura , Shoichi Hirota , Nobuyuki Ishige
- 优先权: JP2003-406689 20031205; JP2004-312430 20041027
- 主分类号: G02F1/133
- IPC分类号: G02F1/133 ; G09G3/20 ; G09G3/36 ; G11C19/28
摘要:
A scanning-line selecting circuit is configured by connecting basic circuits with each other over plural stages. Each of the basic circuits includes a basic scanning-line driving circuit and a voltage raising circuit. A basic scanning signal is inputted into the basic scanning-line driving circuit, which, then, outputs a scanning signal. A charge pulse, a selecting signal, and a discharge pulse are inputted into the voltage raising circuit, which, then, drives the basic scanning-line driving circuit. Accordingly, in the basic circuits, there exists none of the problems of threshold-value shift and voltage lowering. This characteristic makes it possible to implement high efficiency and stable operation.
公开/授权文献
信息查询