发明申请
- 专利标题: Integrated semiconductor circuit and method for testing the same
- 专利标题(中): 集成半导体电路及其测试方法
-
申请号: US11100617申请日: 2005-04-07
-
公开(公告)号: US20050225917A1公开(公告)日: 2005-10-13
- 发明人: Marcin Gnat , Aurel Campenhausen , Joerg Vollrath , Ralf Schneider
- 申请人: Marcin Gnat , Aurel Campenhausen , Joerg Vollrath , Ralf Schneider
- 优先权: DE102004017284.6 20040407
- 主分类号: G11C29/12
- IPC分类号: G11C29/12 ; H01L21/66 ; H01L23/58 ; H01L27/108 ; H02H9/04
摘要:
Integrated semiconductor circuits, in particular, dynamic random access memories include a multiplicity of generator circuits for generating internal voltage levels from an externally applied supply voltage. During testing, the internal voltage levels are altered by the output voltage generated at the output of the generator circuit being adapted to an externally applied test voltage. If the test voltage is outside a tolerance range, the semiconductor circuit maybe destroyed. A protection circuit connected in parallel with the generator circuit limits the output voltage.
公开/授权文献
信息查询