Invention Application
- Patent Title: Method of making assemblies having stacked semiconductor chips
- Patent Title (中): 制造具有层叠半导体芯片的组件的方法
-
Application No.: US11165877Application Date: 2005-06-24
-
Publication No.: US20050239234A1Publication Date: 2005-10-27
- Inventor: Delin Li
- Applicant: Delin Li
- Applicant Address: US CA San Jose
- Assignee: Tessera, Inc.
- Current Assignee: Tessera, Inc.
- Current Assignee Address: US CA San Jose
- Main IPC: H01L25/065
- IPC: H01L25/065 ; H01L21/44 ; H01L21/48 ; H01L21/50

Abstract:
A method of manufacturing a plurality of semiconductor chip packages and the resulting chip package assemblies. The method includes providing a circuitized substrate having terminals and leads. A first microelectronic element is arranged with the substrate and contacts on the microelectronic element are connected to the substrate. A conductive member is placed on top of the first microelectronic element and is used to support a second microelectronic element. The second microelectronic element is arranged with the conductive member in a top and bottom position. The second microelectronic element is then also connected by leads from contacts on the second microelectronic element to pads and terminals on the circuitized substrate. The conductive member is then connected to a third pad or set of pads on the substrate. An encapsulant material may be deposited so as to encapsulate the leads and at least one surface of the microelectronic elements. The encapsulant material is then cured thereby defining a composite of chip assemblies which may be singulated into individual chip packages.
Public/Granted literature
- US07229850B2 Method of making assemblies having stacked semiconductor chips Public/Granted day:2007-06-12
Information query
IPC分类: