发明申请
US20050258849A1 Method for testing a chip with a package and for mounting the package on a board
失效
用封装测试芯片并将封装安装在电路板上的方法
- 专利标题: Method for testing a chip with a package and for mounting the package on a board
- 专利标题(中): 用封装测试芯片并将封装安装在电路板上的方法
-
申请号: US11130709申请日: 2005-05-17
-
公开(公告)号: US20050258849A1公开(公告)日: 2005-11-24
- 发明人: Wolfgang Hauser , Heiko Dreher , Christian Kimstedt , Markus Rogalla
- 申请人: Wolfgang Hauser , Heiko Dreher , Christian Kimstedt , Markus Rogalla
- 优先权: DE10136578 20010727
- 主分类号: H05K13/04
- IPC分类号: H05K13/04 ; G01R31/02
摘要:
The invention relates to the fabrication and testing of a chip with a package (2) having connecting pins (1) as well as to mounting the package (2) on a board (5), whereby in order to combine the advantages of a package (2) with inline connecting pins (1) with the advantages of a package (2) with offset connecting pins (11, 12), the package (2) is fabricated with inline connecting pins (1) and inserted into a test socket (3) for testing. Immediately before mounting on the board (5), at least one connecting pin, preferably every second connecting pin (12), of the package (2) is bent inward by a bending tool (6) so as to achieve an offset arrangement of the connecting pins (11, 12). The package (2) is preferably mounted on the board (5) using the bending tool (6). A simple, inexpensively produced test socket (3) is sufficient for the purpose of testing the chip. An inexpensively produced guide brace (4), for example, is suitable as a packaging means. Since every second connecting pin (12) is not bent inward immediately before insertion of the connecting pins (11, 12), no subsequent corrective alignment of the offset connecting pins (11, 12) is required.
公开/授权文献
信息查询