Invention Application
US20060043558A1 Stacked integrated circuit cascade signaling system and method 审中-公开
堆叠式集成电路级联信号系统及方法

Stacked integrated circuit cascade signaling system and method
Abstract:
Abstract of the DisclosureIntegrated circuits (ICs) are stacked into modules that conserve PCB or other board surface area. The modules provide for lower capacitance memory signaling systems and methods for connecting stacked CSPs in a serial cascade arrangement. In one preferred embodiment, on-die terminations are used selectively to terminate a cascaded series of conductive paths. In another preferred embodiment, a form standard provides a physical form that allows many of the varying package sizes found in a broad family of CSP packages to be used to advantage while employing a standard connective flex circuitry design.
Information query
Patent Agency Ranking
0/0